Laura Mary Menz

Array ( [id] => 4357933 [patent_doc_number] => 06191024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Apparatus and method for manufacturing a semiconductor package' [patent_app_type] => 1 [patent_app_number] => 9/294955 [patent_app_country] => US [patent_app_date] => 1999-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 29 [patent_no_of_words] => 3844 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191024.pdf [firstpage_image] =>[orig_patent_app_number] => 294955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4341158 [patent_doc_number] => 06320739 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Electronic part and manufacturing method therefor' [patent_app_type] => 1 [patent_app_number] => 9/292735 [patent_app_country] => US [patent_app_date] => 1999-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4439 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320739.pdf [firstpage_image] =>[orig_patent_app_number] => 292735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1458338 [patent_doc_number] => 06426174 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-30 [patent_title] => 'Method for manufacture semiconductor devices' [patent_app_type] => B1 [patent_app_number] => 09/291014 [patent_app_country] => US [patent_app_date] => 1999-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 24 [patent_no_of_words] => 5774 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426174.pdf [firstpage_image] =>[orig_patent_app_number] => 09291014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4303374 [patent_doc_number] => 06326239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Mounting structure of electronic parts and mounting method of electronic parts' [patent_app_type] => 1 [patent_app_number] => 9/287016 [patent_app_country] => US [patent_app_date] => 1999-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 30 [patent_no_of_words] => 6827 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/326/06326239.pdf [firstpage_image] =>[orig_patent_app_number] => 287016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4183592 [patent_doc_number] => 06159838 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Method of performing rework test on integrated circuit packages' [patent_app_type] => 1 [patent_app_number] => 9/286216 [patent_app_country] => US [patent_app_date] => 1999-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2916 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/159/06159838.pdf [firstpage_image] =>[orig_patent_app_number] => 286216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302563 [patent_doc_number] => 06251776 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Plasma treatment to reduce stress corrosion induced voiding of patterned metal layers' [patent_app_type] => 1 [patent_app_number] => 9/283754 [patent_app_country] => US [patent_app_date] => 1999-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2724 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/251/06251776.pdf [firstpage_image] =>[orig_patent_app_number] => 283754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4188626 [patent_doc_number] => 06153497 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Method for determining a cause for defects in a film deposited on a wafer' [patent_app_type] => 1 [patent_app_number] => 9/281335 [patent_app_country] => US [patent_app_date] => 1999-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3374 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153497.pdf [firstpage_image] =>[orig_patent_app_number] => 281335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1485080 [patent_doc_number] => 06365429 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Method for nitride based laser diode with growth substrate removed using an intermediate substrate' [patent_app_type] => B1 [patent_app_number] => 09/276856 [patent_app_country] => US [patent_app_date] => 1999-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 39 [patent_no_of_words] => 8122 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/365/06365429.pdf [firstpage_image] =>[orig_patent_app_number] => 09276856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1577948 [patent_doc_number] => 06448102 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Method for nitride based laser diode with growth substrate removed' [patent_app_type] => B1 [patent_app_number] => 09/277328 [patent_app_country] => US [patent_app_date] => 1999-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 38 [patent_no_of_words] => 8123 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/448/06448102.pdf [firstpage_image] =>[orig_patent_app_number] => 09277328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312320 [patent_doc_number] => 06248220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Radio frequency sputtering apparatus and film formation method using same' [patent_app_type] => 1 [patent_app_number] => 9/270826 [patent_app_country] => US [patent_app_date] => 1999-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2155 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/248/06248220.pdf [firstpage_image] =>[orig_patent_app_number] => 270826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4409043 [patent_doc_number] => 06228747 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Organic sidewall spacers used with resist' [patent_app_type] => 1 [patent_app_number] => 9/271725 [patent_app_country] => US [patent_app_date] => 1999-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 2721 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/228/06228747.pdf [firstpage_image] =>[orig_patent_app_number] => 271725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358110 [patent_doc_number] => 06255162 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Method of gap filling' [patent_app_type] => 1 [patent_app_number] => 9/270405 [patent_app_country] => US [patent_app_date] => 1999-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1503 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255162.pdf [firstpage_image] =>[orig_patent_app_number] => 270405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4349825 [patent_doc_number] => 06284986 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Method of determining the thickness of a layer on a silicon substrate' [patent_app_type] => 1 [patent_app_number] => 9/270234 [patent_app_country] => US [patent_app_date] => 1999-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2530 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284986.pdf [firstpage_image] =>[orig_patent_app_number] => 270234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4267809 [patent_doc_number] => 06223097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Semiconductor integrated circuit device, method of estimating failure ratio of such devices on the market, and method of manufacturing the devices' [patent_app_type] => 1 [patent_app_number] => 9/265876 [patent_app_country] => US [patent_app_date] => 1999-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5060 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/223/06223097.pdf [firstpage_image] =>[orig_patent_app_number] => 265876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189236 [patent_doc_number] => 06153539 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Liquid phase deposition method for growing a titanium dioxide on a gallium arsenide substrate' [patent_app_type] => 1 [patent_app_number] => 9/265974 [patent_app_country] => US [patent_app_date] => 1999-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2453 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153539.pdf [firstpage_image] =>[orig_patent_app_number] => 265974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4354859 [patent_doc_number] => 06215127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Method of using critical dimension mapping to qualify a new integrated circuit fabrication tool set' [patent_app_type] => 1 [patent_app_number] => 9/263066 [patent_app_country] => US [patent_app_date] => 1999-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3503 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215127.pdf [firstpage_image] =>[orig_patent_app_number] => 263066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4407661 [patent_doc_number] => 06239024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Method of filling gap with dielectrics' [patent_app_type] => 1 [patent_app_number] => 9/263425 [patent_app_country] => US [patent_app_date] => 1999-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2435 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239024.pdf [firstpage_image] =>[orig_patent_app_number] => 263425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1302136 [patent_doc_number] => 06624450 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-23 [patent_title] => 'Semiconductor device and method for forming the same' [patent_app_type] => B1 [patent_app_number] => 09/235770 [patent_app_country] => US [patent_app_date] => 1999-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 39 [patent_no_of_words] => 10056 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/624/06624450.pdf [firstpage_image] =>[orig_patent_app_number] => 09235770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968481 [patent_doc_number] => 06939755 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-06 [patent_title] => 'Semiconductor device method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 09/226216 [patent_app_country] => US [patent_app_date] => 1999-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 27 [patent_no_of_words] => 8536 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/939/06939755.pdf [firstpage_image] =>[orig_patent_app_number] => 09226216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1440997 [patent_doc_number] => 06335240 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Capacitor for a semiconductor device and method for forming the same' [patent_app_type] => B1 [patent_app_number] => 09/226006 [patent_app_country] => US [patent_app_date] => 1999-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6363 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335240.pdf [firstpage_image] =>[orig_patent_app_number] => 09226006 [rel_patent_id] =>[rel_patent_doc_number] =>)