
Laura Mary Menz
Examiner (ID: 16260)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2273 |
| Issued Applications | 1951 |
| Pending Applications | 152 |
| Abandoned Applications | 215 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20386730
[patent_doc_number] => 12486448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Perovskite compound-based electroluminescent layer and light emitting device comprising same
[patent_app_type] => utility
[patent_app_number] => 18/044839
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3375
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18044839
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/044839 | Perovskite compound-based electroluminescent layer and light emitting device comprising same | Sep 9, 2021 | Issued |
Array
(
[id] => 18874786
[patent_doc_number] => 11862609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Semiconductor die including fuse structure and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/472115
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6250
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17472115
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/472115 | Semiconductor die including fuse structure and methods for forming the same | Sep 9, 2021 | Issued |
Array
(
[id] => 17318954
[patent_doc_number] => 20210408004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/469340
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469340
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469340 | Semiconductor device and method of fabricating the same | Sep 7, 2021 | Issued |
Array
(
[id] => 19796312
[patent_doc_number] => 12237281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Electronic package and implantable medical device including same
[patent_app_type] => utility
[patent_app_number] => 17/469098
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 9072
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469098
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469098 | Electronic package and implantable medical device including same | Sep 7, 2021 | Issued |
Array
(
[id] => 19370533
[patent_doc_number] => 12062627
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-13
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/467964
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 8343
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17467964
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/467964 | Semiconductor device | Sep 6, 2021 | Issued |
Array
(
[id] => 18241870
[patent_doc_number] => 20230074181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => LOW COST EMBEDDED INTEGRATED CIRCUIT DIES
[patent_app_type] => utility
[patent_app_number] => 17/467666
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15183
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17467666
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/467666 | Low cost embedded integrated circuit dies | Sep 6, 2021 | Issued |
Array
(
[id] => 18048018
[patent_doc_number] => 11521976
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-06
[patent_title] => Semiconductor device with bit line contact and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/466102
[patent_app_country] => US
[patent_app_date] => 2021-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 11075
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17466102
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/466102 | Semiconductor device with bit line contact and method for fabricating the same | Sep 2, 2021 | Issued |
Array
(
[id] => 19244542
[patent_doc_number] => 12014997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Dummy stacked structures surrounding TSVs and method forming the same
[patent_app_type] => utility
[patent_app_number] => 17/464903
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 7643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464903
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464903 | Dummy stacked structures surrounding TSVs and method forming the same | Sep 1, 2021 | Issued |
Array
(
[id] => 19229652
[patent_doc_number] => 12009296
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/461924
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4223
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461924
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461924 | Semiconductor device and manufacturing method thereof | Aug 29, 2021 | Issued |
Array
(
[id] => 18464412
[patent_doc_number] => 11688708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Chip structure and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/460937
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 7940
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460937
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460937 | Chip structure and method for forming the same | Aug 29, 2021 | Issued |
Array
(
[id] => 17448288
[patent_doc_number] => 20220068793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => SEMICONDUCTOR DEVICE FORMED ON SOI SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/460998
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3545
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460998
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460998 | Semiconductor device formed on SOI substrate | Aug 29, 2021 | Issued |
Array
(
[id] => 18223033
[patent_doc_number] => 20230062027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR DIE INCLUDING GUARD RING STRUCTURE AND THREE-DIMENSIONAL DEVICE STRUCTURE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/458687
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7601
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458687
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458687 | Semiconductor die including guard ring structure and three-dimensional device structure including the same | Aug 26, 2021 | Issued |
Array
(
[id] => 18230321
[patent_doc_number] => 20230069315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => THREE-DIMENSIONAL DEVICE STRUCTURE INCLUDING SUBSTRATE-EMBEDDED INTEGRATED PASSIVE DEVICE AND METHODS FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/446053
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7683
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17446053
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/446053 | Three-dimensional device structure including substrate-embedded integrated passive device and methods for making the same | Aug 25, 2021 | Issued |
Array
(
[id] => 17278127
[patent_doc_number] => 20210384325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/411704
[patent_app_country] => US
[patent_app_date] => 2021-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17411704
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/411704 | Semiconductor device and method for manufacturing the same | Aug 24, 2021 | Issued |
Array
(
[id] => 18211014
[patent_doc_number] => 20230057276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => MIXED PITCH TRACK PATTERN
[patent_app_type] => utility
[patent_app_number] => 17/405860
[patent_app_country] => US
[patent_app_date] => 2021-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17405860
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/405860 | Mixed pitch track pattern | Aug 17, 2021 | Issued |
Array
(
[id] => 17262790
[patent_doc_number] => 20210375775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => Fan-Out Package Having a Main Die and a Dummy Die
[patent_app_type] => utility
[patent_app_number] => 17/402734
[patent_app_country] => US
[patent_app_date] => 2021-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8656
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17402734
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/402734 | Fan-out package having a main die and a dummy die | Aug 15, 2021 | Issued |
Array
(
[id] => 17263093
[patent_doc_number] => 20210376078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/402507
[patent_app_country] => US
[patent_app_date] => 2021-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17402507
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/402507 | Semiconductor device and method of forming the semiconductor device | Aug 13, 2021 | Issued |
Array
(
[id] => 18757364
[patent_doc_number] => 20230360825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => TEMPERATURE SENSOR AND METHOD FOR PRODUCING A TEMPERATURE SENSOR OF THIS KIND
[patent_app_type] => utility
[patent_app_number] => 18/042534
[patent_app_country] => US
[patent_app_date] => 2021-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18042534
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/042534 | Temperature sensor and method for producing a temperature sensor of this kind | Aug 11, 2021 | Issued |
Array
(
[id] => 17566651
[patent_doc_number] => 20220130800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/399221
[patent_app_country] => US
[patent_app_date] => 2021-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17399221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/399221 | Semiconductor structure | Aug 10, 2021 | Issued |
Array
(
[id] => 17262745
[patent_doc_number] => 20210375730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => PACKAGE WITH DIES MOUNTED ON OPPOSING SURFACES OF A LEADFRAME
[patent_app_type] => utility
[patent_app_number] => 17/399018
[patent_app_country] => US
[patent_app_date] => 2021-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17399018
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/399018 | Package with dies mounted on opposing surfaces of a leadframe | Aug 9, 2021 | Issued |