
Laura Mary Menz
Examiner (ID: 7325, Phone: (571)272-1697 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2324 |
| Issued Applications | 1995 |
| Pending Applications | 138 |
| Abandoned Applications | 216 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16364679
[patent_doc_number] => 20200321430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => SEMICONDUCTOR SUBSTRATE WITH INTEGRATED INDUCTIVE COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/905197
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905197
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905197 | Semiconductor substrate with integrated inductive component | Jun 17, 2020 | Issued |
Array
(
[id] => 16332366
[patent_doc_number] => 20200303332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => Integrated Fan-Out Structure and Method of Forming
[patent_app_type] => utility
[patent_app_number] => 16/895531
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16895531
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/895531 | Integrated fan-out structure and method of forming | Jun 7, 2020 | Issued |
Array
(
[id] => 16316168
[patent_doc_number] => 20200294906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Electronic Device Having Inverted Lead Pins
[patent_app_type] => utility
[patent_app_number] => 16/892066
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4701
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892066 | Electronic device having inverted lead pins | Jun 2, 2020 | Issued |
Array
(
[id] => 17668326
[patent_doc_number] => 11362030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Sidewall spacer structure enclosing conductive wire sidewalls to increase reliability
[patent_app_type] => utility
[patent_app_number] => 16/887475
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 8958
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16887475
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/887475 | Sidewall spacer structure enclosing conductive wire sidewalls to increase reliability | May 28, 2020 | Issued |
Array
(
[id] => 17500658
[patent_doc_number] => 11289368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Semiconductor device and method for fabricating semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/884081
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884081
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884081 | Semiconductor device and method for fabricating semiconductor device | May 26, 2020 | Issued |
Array
(
[id] => 16928321
[patent_doc_number] => 11049812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Semiconductor devices and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/882550
[patent_app_country] => US
[patent_app_date] => 2020-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5002
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16882550
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/882550 | Semiconductor devices and methods of forming the same | May 24, 2020 | Issued |
Array
(
[id] => 17092937
[patent_doc_number] => 11121135
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-14
[patent_title] => Structure of memory device
[patent_app_type] => utility
[patent_app_number] => 16/874680
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 4939
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874680
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874680 | Structure of memory device | May 14, 2020 | Issued |
Array
(
[id] => 16731312
[patent_doc_number] => 20210098460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/860276
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12019
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16860276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/860276 | Semiconductor device and method of fabricating the same | Apr 27, 2020 | Issued |
Array
(
[id] => 17166651
[patent_doc_number] => 11152765
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-19
[patent_title] => Strained and strain control regions in optical devices
[patent_app_type] => utility
[patent_app_number] => 16/859070
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 18212
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16859070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/859070 | Strained and strain control regions in optical devices | Apr 26, 2020 | Issued |
Array
(
[id] => 17470187
[patent_doc_number] => 11276670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => Semiconductor device and manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/851114
[patent_app_country] => US
[patent_app_date] => 2020-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6681
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16851114
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/851114 | Semiconductor device and manufacturing method of semiconductor device | Apr 16, 2020 | Issued |
Array
(
[id] => 16210337
[patent_doc_number] => 20200243327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 16/848356
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6695
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16848356
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/848356 | Semiconductor device and method | Apr 13, 2020 | Issued |
Array
(
[id] => 16210680
[patent_doc_number] => 20200243670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => OXIDE ISOLATED FIN-TYPE FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 16/844228
[patent_app_country] => US
[patent_app_date] => 2020-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16844228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/844228 | Oxide isolated fin-type field-effect transistors | Apr 8, 2020 | Issued |
Array
(
[id] => 16364544
[patent_doc_number] => 20200321295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => SEMICONDUCTOR DEVICES HAVING A NON-GALVANIC CONNECTION
[patent_app_type] => utility
[patent_app_number] => 16/841298
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16841298
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/841298 | Semiconductor devices having a non-galvanic connection | Apr 5, 2020 | Issued |
Array
(
[id] => 17730817
[patent_doc_number] => 11387219
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Power semiconductor module with power semiconductor switches
[patent_app_type] => utility
[patent_app_number] => 16/823475
[patent_app_country] => US
[patent_app_date] => 2020-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5221
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16823475
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/823475 | Power semiconductor module with power semiconductor switches | Mar 18, 2020 | Issued |
Array
(
[id] => 17115567
[patent_doc_number] => 20210296164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => TOP VIA STRUCTURE WITH ENLARGED CONTACT AREA WITH UPPER METALLIZATION LEVEL
[patent_app_type] => utility
[patent_app_number] => 16/821373
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821373 | Top via structure with enlarged contact area with upper metallization level | Mar 16, 2020 | Issued |
Array
(
[id] => 17500717
[patent_doc_number] => 11289427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Multi-faceted integrated-circuit dice and packages
[patent_app_type] => utility
[patent_app_number] => 16/818558
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 12163
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818558
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818558 | Multi-faceted integrated-circuit dice and packages | Mar 12, 2020 | Issued |
Array
(
[id] => 17529972
[patent_doc_number] => 11302672
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Interconnected stacked circuits
[patent_app_type] => utility
[patent_app_number] => 16/818792
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3068
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818792
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818792 | Interconnected stacked circuits | Mar 12, 2020 | Issued |
Array
(
[id] => 17728071
[patent_doc_number] => 11384449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Two-stage seeded growth of large aluminum nitride single crystals
[patent_app_type] => utility
[patent_app_number] => 16/817876
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 17747
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16817876
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/817876 | Two-stage seeded growth of large aluminum nitride single crystals | Mar 12, 2020 | Issued |
Array
(
[id] => 16106671
[patent_doc_number] => 20200205358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => VOLUMETRIC BUDGET BASED IRRIGATION CONTROL
[patent_app_type] => utility
[patent_app_number] => 16/812040
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 45289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812040
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812040 | Volumetric budget based irrigation control | Mar 5, 2020 | Issued |
Array
(
[id] => 16226498
[patent_doc_number] => 20200251615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => ULTRATHIN SOLID STATE DIES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/804504
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804504
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804504 | Ultrathin solid state dies and methods of manufacturing the same | Feb 27, 2020 | Issued |