
Laura Mary Menz
Examiner (ID: 16260)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2273 |
| Issued Applications | 1951 |
| Pending Applications | 152 |
| Abandoned Applications | 215 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15234553
[patent_doc_number] => 10505007
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-10
[patent_title] => Semiconductor device having asymmetric work function metal layer
[patent_app_type] => utility
[patent_app_number] => 16/133685
[patent_app_country] => US
[patent_app_date] => 2018-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4326
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16133685
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/133685 | Semiconductor device having asymmetric work function metal layer | Sep 16, 2018 | Issued |
Array
(
[id] => 15427883
[patent_doc_number] => 10546881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-28
[patent_title] => Thin film transistor array substrate and display panel
[patent_app_type] => utility
[patent_app_number] => 16/086017
[patent_app_country] => US
[patent_app_date] => 2018-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3970
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 338
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16086017
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/086017 | Thin film transistor array substrate and display panel | Aug 26, 2018 | Issued |
Array
(
[id] => 15733663
[patent_doc_number] => 10615269
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Nanosheet channel-to-source and drain isolation
[patent_app_type] => utility
[patent_app_number] => 16/106359
[patent_app_country] => US
[patent_app_date] => 2018-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 36
[patent_no_of_words] => 4819
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16106359
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/106359 | Nanosheet channel-to-source and drain isolation | Aug 20, 2018 | Issued |
Array
(
[id] => 15170385
[patent_doc_number] => 10490699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Micro-LED device
[patent_app_type] => utility
[patent_app_number] => 16/103853
[patent_app_country] => US
[patent_app_date] => 2018-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 7763
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16103853
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/103853 | Micro-LED device | Aug 13, 2018 | Issued |
Array
(
[id] => 14151693
[patent_doc_number] => 10256236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Forming switch circuit with controllable phase node ringing
[patent_app_type] => utility
[patent_app_number] => 16/053607
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 33
[patent_no_of_words] => 4144
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053607
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053607 | Forming switch circuit with controllable phase node ringing | Aug 1, 2018 | Issued |
Array
(
[id] => 15015269
[patent_doc_number] => 10453793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => BEOL vertical fuse formed over air gap
[patent_app_type] => utility
[patent_app_number] => 16/053282
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6316
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053282 | BEOL vertical fuse formed over air gap | Aug 1, 2018 | Issued |
Array
(
[id] => 15822911
[patent_doc_number] => 10636651
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/050800
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 6665
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050800
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050800 | Semiconductor device and method | Jul 30, 2018 | Issued |
Array
(
[id] => 16202169
[patent_doc_number] => 10727350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Multi-layer film device and method
[patent_app_type] => utility
[patent_app_number] => 16/047624
[patent_app_country] => US
[patent_app_date] => 2018-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 47
[patent_no_of_words] => 11744
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16047624
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/047624 | Multi-layer film device and method | Jul 26, 2018 | Issued |
Array
(
[id] => 13558879
[patent_doc_number] => 20180330987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/046081
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046081
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046081 | Semiconductor devices and methods of manufacturing the same | Jul 25, 2018 | Issued |
Array
(
[id] => 13543415
[patent_doc_number] => 20180323254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SEMICONDUCTOR DIE WITH BACK-SIDE INTEGRATED INDUCTIVE COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/023377
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16023377
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/023377 | Semiconductor die with back-side integrated inductive component | Jun 28, 2018 | Issued |
Array
(
[id] => 13514701
[patent_doc_number] => 20180308893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => CMOS IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 16/019281
[patent_app_country] => US
[patent_app_date] => 2018-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16019281
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/019281 | CMOS image sensor | Jun 25, 2018 | Issued |
Array
(
[id] => 13629873
[patent_doc_number] => 20180366489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => 3-Dimensional NOR Memory Array Architecture and Methods for Fabrication Thereof
[patent_app_type] => utility
[patent_app_number] => 16/012731
[patent_app_country] => US
[patent_app_date] => 2018-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -49
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16012731
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/012731 | 3-dimensional NOR memory array architecture and methods for fabrication thereof | Jun 18, 2018 | Issued |
Array
(
[id] => 15200719
[patent_doc_number] => 10497866
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-03
[patent_title] => Ionic floating-gate memory device
[patent_app_type] => utility
[patent_app_number] => 16/012430
[patent_app_country] => US
[patent_app_date] => 2018-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 7478
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16012430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/012430 | Ionic floating-gate memory device | Jun 18, 2018 | Issued |
Array
(
[id] => 16202007
[patent_doc_number] => 10727187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Solid oxide battery
[patent_app_type] => utility
[patent_app_number] => 16/012155
[patent_app_country] => US
[patent_app_date] => 2018-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 7731
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16012155
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/012155 | Solid oxide battery | Jun 18, 2018 | Issued |
Array
(
[id] => 15475425
[patent_doc_number] => 10553598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Three-dimensional semiconductor devices including vertical structures
[patent_app_type] => utility
[patent_app_number] => 16/012046
[patent_app_country] => US
[patent_app_date] => 2018-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 35
[patent_no_of_words] => 12209
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16012046
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/012046 | Three-dimensional semiconductor devices including vertical structures | Jun 18, 2018 | Issued |
Array
(
[id] => 14821607
[patent_doc_number] => 10407798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Two-stage seeded growth of large aluminum nitride single crystals
[patent_app_type] => utility
[patent_app_number] => 16/008407
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 17714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008407
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008407 | Two-stage seeded growth of large aluminum nitride single crystals | Jun 13, 2018 | Issued |
Array
(
[id] => 16386712
[patent_doc_number] => 10811557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Growth structure under a release layer for manufacturing of optoelectronic devices
[patent_app_type] => utility
[patent_app_number] => 16/008919
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 7003
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008919
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008919 | Growth structure under a release layer for manufacturing of optoelectronic devices | Jun 13, 2018 | Issued |
Array
(
[id] => 13741027
[patent_doc_number] => 20180374983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => METHOD OF MANUFACTURING A SPAD CELL
[patent_app_type] => utility
[patent_app_number] => 16/008613
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1687
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008613 | METHOD OF MANUFACTURING A SPAD CELL | Jun 13, 2018 | Abandoned |
Array
(
[id] => 14137833
[patent_doc_number] => 20190103306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => METHOD FOR FORMING VIAS AND METHOD FOR FORMING CONTACTS IN VIAS
[patent_app_type] => utility
[patent_app_number] => 16/007648
[patent_app_country] => US
[patent_app_date] => 2018-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9141
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16007648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/007648 | Method for forming vias and method for forming contacts in vias | Jun 12, 2018 | Issued |
Array
(
[id] => 15488275
[patent_doc_number] => 10559497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-11
[patent_title] => Seamless tungsten fill by tungsten oxidation-reduction
[patent_app_type] => utility
[patent_app_number] => 16/006402
[patent_app_country] => US
[patent_app_date] => 2018-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3109
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16006402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/006402 | Seamless tungsten fill by tungsten oxidation-reduction | Jun 11, 2018 | Issued |