
Laura Mary Menz
Examiner (ID: 7325, Phone: (571)272-1697 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2324 |
| Issued Applications | 1995 |
| Pending Applications | 138 |
| Abandoned Applications | 216 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14024573
[patent_doc_number] => 20190074280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/951194
[patent_app_country] => US
[patent_app_date] => 2018-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2165
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15951194
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/951194 | Method of manufacturing a semiconductor device | Apr 11, 2018 | Issued |
Array
(
[id] => 13349677
[patent_doc_number] => 20180226378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => Three-Layer Package-on-Package Structure and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 15/942807
[patent_app_country] => US
[patent_app_date] => 2018-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15942807
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/942807 | Three-layer package-on-package structure and method forming same | Apr 1, 2018 | Issued |
Array
(
[id] => 13470189
[patent_doc_number] => 20180286637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => ION IMPLANTER AND ION IMPLANTATION METHOD
[patent_app_type] => utility
[patent_app_number] => 15/937346
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6763
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937346
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937346 | Ion implanter and ion implantation method | Mar 26, 2018 | Issued |
Array
(
[id] => 13435053
[patent_doc_number] => 20180269069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => Method of Manufacturing Semiconductor Device and Vacuum Processing Apparatus
[patent_app_type] => utility
[patent_app_number] => 15/919671
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15919671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/919671 | Method of manufacturing semiconductor device and vacuum processing apparatus | Mar 12, 2018 | Issued |
Array
(
[id] => 13378367
[patent_doc_number] => 20180240725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => SEMICONDUCTOR CHIP, METHOD FOR MOUNTING SEMICONDUCTOR CHIP, AND MODULE IN WHICH SEMICONDUCTOR CHIP IS PACKAGED
[patent_app_type] => utility
[patent_app_number] => 15/899010
[patent_app_country] => US
[patent_app_date] => 2018-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15899010
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/899010 | Semiconductor chip, method for mounting semiconductor chip, and module in which semiconductor chip is packaged | Feb 18, 2018 | Issued |
Array
(
[id] => 14191337
[patent_doc_number] => 20190115374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/086278
[patent_app_country] => US
[patent_app_date] => 2018-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5662
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16086278
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/086278 | Array substrate and method for manufacturing the same, display apparatus | Feb 6, 2018 | Issued |
Array
(
[id] => 12888547
[patent_doc_number] => 20180188024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => DETACHABLE PROTECTIVE COVERINGS AND PROTECTION METHODS
[patent_app_type] => utility
[patent_app_number] => 15/887634
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887634
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887634 | Detachable protective coverings and protection methods | Feb 1, 2018 | Issued |
Array
(
[id] => 13174291
[patent_doc_number] => 10103270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/881861
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 43
[patent_no_of_words] => 22015
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881861
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881861 | Semiconductor device | Jan 28, 2018 | Issued |
Array
(
[id] => 15889623
[patent_doc_number] => 10651167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Power FET with a resonant transistor gate
[patent_app_type] => utility
[patent_app_number] => 15/881164
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10130
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881164
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881164 | Power FET with a resonant transistor gate | Jan 25, 2018 | Issued |
Array
(
[id] => 13950767
[patent_doc_number] => 10211162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Method for determining misalignment between a first and a second etching zones
[patent_app_type] => utility
[patent_app_number] => 15/879577
[patent_app_country] => US
[patent_app_date] => 2018-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 20
[patent_no_of_words] => 9774
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 438
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15879577
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/879577 | Method for determining misalignment between a first and a second etching zones | Jan 24, 2018 | Issued |
Array
(
[id] => 15286395
[patent_doc_number] => 10515867
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/878776
[patent_app_country] => US
[patent_app_date] => 2018-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6067
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15878776
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/878776 | Semiconductor structure and manufacturing method thereof | Jan 23, 2018 | Issued |
Array
(
[id] => 13320679
[patent_doc_number] => 20180211877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => METHOD OF PROCESSING A WAFER AND WAFER PROCESSING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/879115
[patent_app_country] => US
[patent_app_date] => 2018-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15879115
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/879115 | Method of processing a wafer and wafer processing system | Jan 23, 2018 | Issued |
Array
(
[id] => 13320595
[patent_doc_number] => 20180211835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => SEMICONDUCTOR SUBSTRATE AND METHOD FOR PRODUCING A SEMICONDUCTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/877496
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877496
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877496 | Semiconductor substrate and method for producing a semiconductor substrate | Jan 22, 2018 | Issued |
Array
(
[id] => 15547687
[patent_doc_number] => 10573634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/870072
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11330
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870072
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870072 | Semiconductor device | Jan 11, 2018 | Issued |
Array
(
[id] => 14367165
[patent_doc_number] => 10304896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Infrared detector and infrared sensor including the same
[patent_app_type] => utility
[patent_app_number] => 15/870022
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6371
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870022
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870022 | Infrared detector and infrared sensor including the same | Jan 11, 2018 | Issued |
Array
(
[id] => 15389255
[patent_doc_number] => 10535835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Display apparatus including a cushion unit and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/870055
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7439
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870055
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870055 | Display apparatus including a cushion unit and method of manufacturing the same | Jan 11, 2018 | Issued |
Array
(
[id] => 16218657
[patent_doc_number] => 10734480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Semiconductor device having a transistor and a conductive plate
[patent_app_type] => utility
[patent_app_number] => 15/869737
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6030
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15869737
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/869737 | Semiconductor device having a transistor and a conductive plate | Jan 11, 2018 | Issued |
Array
(
[id] => 12693343
[patent_doc_number] => 20180122947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/859362
[patent_app_country] => US
[patent_app_date] => 2017-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859362
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859362 | Semiconductor device and method of forming the semiconductor device | Dec 29, 2017 | Issued |
Array
(
[id] => 15703609
[patent_doc_number] => 10607992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Semiconductor device and method of forming the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/859350
[patent_app_country] => US
[patent_app_date] => 2017-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4929
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859350
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859350 | Semiconductor device and method of forming the semiconductor device | Dec 29, 2017 | Issued |
Array
(
[id] => 12692587
[patent_doc_number] => 20180122695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => SEMICONDUCTOR DEVICE HAVING INTERCONNECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/857961
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15689
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15857961
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/857961 | Semiconductor device having interconnection structure | Dec 28, 2017 | Issued |