
Laura Mary Menz
Examiner (ID: 7325, Phone: (571)272-1697 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2324 |
| Issued Applications | 1995 |
| Pending Applications | 138 |
| Abandoned Applications | 216 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9503969
[patent_doc_number] => 08742286
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-06-03
[patent_title] => 'Apparatus and method for improving the intensity profile of a beam image used to process a substrate'
[patent_app_type] => utility
[patent_app_number] => 13/354300
[patent_app_country] => US
[patent_app_date] => 2012-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 14018
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13354300
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/354300 | Apparatus and method for improving the intensity profile of a beam image used to process a substrate | Jan 18, 2012 | Issued |
Array
(
[id] => 8166510
[patent_doc_number] => 20120104613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'BONDING WIRE FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/349155
[patent_app_country] => US
[patent_app_date] => 2012-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 24997
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20120104613.pdf
[firstpage_image] =>[orig_patent_app_number] => 13349155
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/349155 | Bonding wire for semiconductor device | Jan 11, 2012 | Issued |
Array
(
[id] => 8172574
[patent_doc_number] => 20120107986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'ORGANIC EL DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/347155
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10467
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0107/20120107986.pdf
[firstpage_image] =>[orig_patent_app_number] => 13347155
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347155 | Organic EL display device | Jan 9, 2012 | Issued |
Array
(
[id] => 8157054
[patent_doc_number] => 20120099366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'MULTI-RESISTIVE INTEGRATED CIRCUIT MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/345417
[patent_app_country] => US
[patent_app_date] => 2012-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20120099366.pdf
[firstpage_image] =>[orig_patent_app_number] => 13345417
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/345417 | Multi-resistive integrated circuit memory | Jan 5, 2012 | Issued |
Array
(
[id] => 10073633
[patent_doc_number] => 09111997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-18
[patent_title] => 'SOI substrate and method for manufacturing SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 13/339427
[patent_app_country] => US
[patent_app_date] => 2011-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 51
[patent_no_of_words] => 15697
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13339427
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/339427 | SOI substrate and method for manufacturing SOI substrate | Dec 28, 2011 | Issued |
Array
(
[id] => 8127573
[patent_doc_number] => 20120088333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-12
[patent_title] => 'DICING/DIE-BONDING FILM, METHOD OF FIXING CHIPPED WORK AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/326106
[patent_app_country] => US
[patent_app_date] => 2011-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10541
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20120088333.pdf
[firstpage_image] =>[orig_patent_app_number] => 13326106
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326106 | Dicing/die-bonding film, method of fixing chipped work and semiconductor device | Dec 13, 2011 | Issued |
Array
(
[id] => 10066988
[patent_doc_number] => 09105850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Photo-patterned carbon electronics'
[patent_app_type] => utility
[patent_app_number] => 13/316920
[patent_app_country] => US
[patent_app_date] => 2011-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3392
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13316920
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/316920 | Photo-patterned carbon electronics | Dec 11, 2011 | Issued |
Array
(
[id] => 10502557
[patent_doc_number] => 09230959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-05
[patent_title] => 'FinFETs having dielectric punch-through stoppers'
[patent_app_type] => utility
[patent_app_number] => 13/314942
[patent_app_country] => US
[patent_app_date] => 2011-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 42
[patent_no_of_words] => 4906
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13314942
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/314942 | FinFETs having dielectric punch-through stoppers | Dec 7, 2011 | Issued |
Array
(
[id] => 8217391
[patent_doc_number] => 20120133031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'FABRICATION OF SELF-ASSEMBLED NANOWIRE-TYPE INTERCONNECTS ON A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/308182
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6132
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13308182
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/308182 | FABRICATION OF SELF-ASSEMBLED NANOWIRE-TYPE INTERCONNECTS ON A SEMICONDUCTOR DEVICE | Nov 29, 2011 | Abandoned |
Array
(
[id] => 10850914
[patent_doc_number] => 08877594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'CMOS device for reducing radiation-induced charge collection and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/509170
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2515
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13509170
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/509170 | CMOS device for reducing radiation-induced charge collection and method for fabricating the same | Nov 29, 2011 | Issued |
Array
(
[id] => 8880729
[patent_doc_number] => 20130153913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'Transistor, Method for Fabricating the Transistor, and Semiconductor Device Comprising the Transistor'
[patent_app_type] => utility
[patent_app_number] => 13/698276
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5013
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13698276
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/698276 | Transistor, method for fabricating the transistor, and semiconductor device comprising the transistor | Nov 29, 2011 | Issued |
Array
(
[id] => 7815227
[patent_doc_number] => 20120061847
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/299559
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8403
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20120061847.pdf
[firstpage_image] =>[orig_patent_app_number] => 13299559
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299559 | Semiconductor device and manufacturing method thereof | Nov 17, 2011 | Issued |
Array
(
[id] => 8812069
[patent_doc_number] => 20130113114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'Device Including Two Power Semiconductor Chips and Manufacturing Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/289667
[patent_app_country] => US
[patent_app_date] => 2011-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6765
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13289667
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/289667 | Device including two power semiconductor chips and manufacturing thereof | Nov 3, 2011 | Issued |
Array
(
[id] => 9167217
[patent_doc_number] => 08592900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-26
[patent_title] => 'Drain extended CMOS with counter-doped drain extension'
[patent_app_type] => utility
[patent_app_number] => 13/288690
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4027
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288690
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288690 | Drain extended CMOS with counter-doped drain extension | Nov 2, 2011 | Issued |
Array
(
[id] => 8474411
[patent_doc_number] => 20120273818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'LIGHT EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/288327
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288327
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288327 | Light emitting diode | Nov 2, 2011 | Issued |
Array
(
[id] => 9778616
[patent_doc_number] => 08853823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'Capacitor of nonvolatile memory device'
[patent_app_type] => utility
[patent_app_number] => 13/288399
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2074
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288399
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288399 | Capacitor of nonvolatile memory device | Nov 2, 2011 | Abandoned |
Array
(
[id] => 8180139
[patent_doc_number] => 20120112286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-10
[patent_title] => 'ESD PROTECTION USING DIODE-ISOLATED GATE-GROUNDED NMOS WITH DIODE STRING'
[patent_app_type] => utility
[patent_app_number] => 13/288507
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2490
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20120112286.pdf
[firstpage_image] =>[orig_patent_app_number] => 13288507
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288507 | ESD protection using diode-isolated gate-grounded NMOS with diode string | Nov 2, 2011 | Issued |
Array
(
[id] => 8192742
[patent_doc_number] => 20120119211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'THIN FILM TRANSISTORS AND METHODS FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/288579
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2898
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119211.pdf
[firstpage_image] =>[orig_patent_app_number] => 13288579
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288579 | Thin film transistors and methods for manufacturing the same | Nov 2, 2011 | Issued |
Array
(
[id] => 8403150
[patent_doc_number] => 20120235209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-20
[patent_title] => 'High Voltage Rectifier and Switching Circuits'
[patent_app_type] => utility
[patent_app_number] => 13/288500
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5169
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288500
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288500 | High voltage rectifier and switching circuits | Nov 2, 2011 | Issued |
Array
(
[id] => 10551380
[patent_doc_number] => 09276012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Method to match SOI transistors using a local heater element'
[patent_app_type] => utility
[patent_app_number] => 13/288449
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2238
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288449
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288449 | Method to match SOI transistors using a local heater element | Nov 2, 2011 | Issued |