
Laura Mary Menz
Examiner (ID: 7325, Phone: (571)272-1697 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2324 |
| Issued Applications | 1995 |
| Pending Applications | 138 |
| Abandoned Applications | 216 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8969102
[patent_doc_number] => 08507916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-13
[patent_title] => 'Thin film transistor substrate, LCD device including the same, and method for manufacturing thin film transistor substrate'
[patent_app_type] => utility
[patent_app_number] => 13/698093
[patent_app_country] => US
[patent_app_date] => 2011-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9372
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13698093
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/698093 | Thin film transistor substrate, LCD device including the same, and method for manufacturing thin film transistor substrate | May 15, 2011 | Issued |
Array
(
[id] => 8859142
[patent_doc_number] => 08461679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Method for fabricating circuit component'
[patent_app_type] => utility
[patent_app_number] => 13/108743
[patent_app_country] => US
[patent_app_date] => 2011-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 29
[patent_no_of_words] => 6277
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13108743
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/108743 | Method for fabricating circuit component | May 15, 2011 | Issued |
Array
(
[id] => 8896586
[patent_doc_number] => 08476107
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-02
[patent_title] => 'Methods for forming resistive switching memory elements'
[patent_app_type] => utility
[patent_app_number] => 13/096719
[patent_app_country] => US
[patent_app_date] => 2011-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 23
[patent_no_of_words] => 9998
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13096719
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/096719 | Methods for forming resistive switching memory elements | Apr 27, 2011 | Issued |
Array
(
[id] => 9349042
[patent_doc_number] => 08667928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-11
[patent_title] => 'Semiconductor processing'
[patent_app_type] => utility
[patent_app_number] => 13/086133
[patent_app_country] => US
[patent_app_date] => 2011-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 11707
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13086133
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/086133 | Semiconductor processing | Apr 12, 2011 | Issued |
Array
(
[id] => 8127653
[patent_doc_number] => 20120088374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-12
[patent_title] => 'HBT and Field Effect Transistor Integration'
[patent_app_type] => utility
[patent_app_number] => 13/080212
[patent_app_country] => US
[patent_app_date] => 2011-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5090
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20120088374.pdf
[firstpage_image] =>[orig_patent_app_number] => 13080212
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/080212 | HBT and field effect transistor integration | Apr 4, 2011 | Issued |
Array
(
[id] => 9951761
[patent_doc_number] => 09000553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-07
[patent_title] => 'Power module and power converter containing power module'
[patent_app_type] => utility
[patent_app_number] => 13/638394
[patent_app_country] => US
[patent_app_date] => 2011-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 18753
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13638394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/638394 | Power module and power converter containing power module | Mar 29, 2011 | Issued |
Array
(
[id] => 6010551
[patent_doc_number] => 20110220948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'DIODE HAVING HIGH BRIGHTNESS AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/074566
[patent_app_country] => US
[patent_app_date] => 2011-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4146
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20110220948.pdf
[firstpage_image] =>[orig_patent_app_number] => 13074566
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/074566 | Diode having high brightness and method thereof | Mar 28, 2011 | Issued |
Array
(
[id] => 8772350
[patent_doc_number] => 08426305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-23
[patent_title] => 'Method of fabricating integrated circuitry'
[patent_app_type] => utility
[patent_app_number] => 13/069005
[patent_app_country] => US
[patent_app_date] => 2011-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 3331
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13069005
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/069005 | Method of fabricating integrated circuitry | Mar 21, 2011 | Issued |
Array
(
[id] => 8913910
[patent_doc_number] => 20130175535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'SEMICONDUCTOR DEVICE, DISPLAY DEVICE, AND PRODUCTION METHOD FOR SEMICONDUCTOR DEVICE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/643923
[patent_app_country] => US
[patent_app_date] => 2011-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11053
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13643923
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/643923 | Semiconductor device, display device, and production method for semiconductor device and display device | Mar 16, 2011 | Issued |
Array
(
[id] => 6189085
[patent_doc_number] => 20110171790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'Selective Floating Body SRAM Cell'
[patent_app_type] => utility
[patent_app_number] => 13/045756
[patent_app_country] => US
[patent_app_date] => 2011-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3457
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20110171790.pdf
[firstpage_image] =>[orig_patent_app_number] => 13045756
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/045756 | Selective floating body SRAM cell | Mar 10, 2011 | Issued |
Array
(
[id] => 8621838
[patent_doc_number] => 08354753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-15
[patent_title] => '3D integrated circuit structure and method for detecting chip mis-alignement'
[patent_app_type] => utility
[patent_app_number] => 13/203030
[patent_app_country] => US
[patent_app_date] => 2011-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 4183
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13203030
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/203030 | 3D integrated circuit structure and method for detecting chip mis-alignement | Feb 22, 2011 | Issued |
Array
(
[id] => 5963239
[patent_doc_number] => 20110147836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Charged balanced devices with shielded gate trench'
[patent_app_type] => utility
[patent_app_number] => 12/932172
[patent_app_country] => US
[patent_app_date] => 2011-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 8879
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147836.pdf
[firstpage_image] =>[orig_patent_app_number] => 12932172
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/932172 | Charged balanced devices with shielded gate trench | Feb 16, 2011 | Issued |
Array
(
[id] => 6208307
[patent_doc_number] => 20110133237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/025758
[patent_app_country] => US
[patent_app_date] => 2011-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 26010
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20110133237.pdf
[firstpage_image] =>[orig_patent_app_number] => 13025758
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/025758 | SEMICONDUCTOR LIGHT-EMITTING DEVICE | Feb 10, 2011 | Abandoned |
Array
(
[id] => 9627131
[patent_doc_number] => 08796815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Interconnect line selectively isolated from an underlying contact plug'
[patent_app_type] => utility
[patent_app_number] => 13/012578
[patent_app_country] => US
[patent_app_date] => 2011-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 3488
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13012578
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/012578 | Interconnect line selectively isolated from an underlying contact plug | Jan 23, 2011 | Issued |
Array
(
[id] => 6183897
[patent_doc_number] => 20110168977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'SEMICONDUCTOR LAYER STRUCTURE WITH SUPERLATTICE'
[patent_app_type] => utility
[patent_app_number] => 13/009422
[patent_app_country] => US
[patent_app_date] => 2011-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5673
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20110168977.pdf
[firstpage_image] =>[orig_patent_app_number] => 13009422
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/009422 | Semiconductor layer structure with superlattice | Jan 18, 2011 | Issued |
Array
(
[id] => 6004982
[patent_doc_number] => 20110119009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'Measuring Apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/008312
[patent_app_country] => US
[patent_app_date] => 2011-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3617
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20110119009.pdf
[firstpage_image] =>[orig_patent_app_number] => 13008312
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/008312 | Measuring apparatus | Jan 17, 2011 | Issued |
Array
(
[id] => 6052046
[patent_doc_number] => 20110108804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-12
[patent_title] => 'Maskless Process for Suspending and Thinning Nanowires'
[patent_app_type] => utility
[patent_app_number] => 13/006833
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6192
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20110108804.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006833
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006833 | Maskless process for suspending and thinning nanowires | Jan 13, 2011 | Issued |
Array
(
[id] => 6055230
[patent_doc_number] => 20110111590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-12
[patent_title] => 'DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/005201
[patent_app_country] => US
[patent_app_date] => 2011-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4517
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20110111590.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005201
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005201 | Device and methodology for reducing effective dielectric constant in semiconductor devices | Jan 11, 2011 | Issued |
Array
(
[id] => 5940845
[patent_doc_number] => 20110101465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'CMOS DEVICE STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/004396
[patent_app_country] => US
[patent_app_date] => 2011-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6185
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20110101465.pdf
[firstpage_image] =>[orig_patent_app_number] => 13004396
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/004396 | CMOS device structures | Jan 10, 2011 | Issued |
Array
(
[id] => 5985736
[patent_doc_number] => 20110097844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'METHOD OF FABRICATING A THIN-FILM DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/983673
[patent_app_country] => US
[patent_app_date] => 2011-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10890
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20110097844.pdf
[firstpage_image] =>[orig_patent_app_number] => 12983673
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/983673 | Method of fabricating a thin-film device | Jan 2, 2011 | Issued |