Laura Mary Menz

Array ( [id] => 5172073 [patent_doc_number] => 20070072506 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-29 [patent_title] => 'Laminated light-emitting diode display device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/605425 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 1405 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20070072506.pdf [firstpage_image] =>[orig_patent_app_number] => 11605425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5107126 [patent_doc_number] => 20070066004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Semiconductor device and its manufacture method' [patent_app_type] => utility [patent_app_number] => 11/602246 [patent_app_country] => US [patent_app_date] => 2006-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 17721 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20070066004.pdf [firstpage_image] =>[orig_patent_app_number] => 11602246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 196524 [patent_doc_number] => 07638358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-29 [patent_title] => 'Display device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/601086 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 7700 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/638/07638358.pdf [firstpage_image] =>[orig_patent_app_number] => 11601086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4899381 [patent_doc_number] => 20080118995 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'Method and composition for restoring dielectric properties of porous dielectric materials' [patent_app_type] => utility [patent_app_number] => 11/601486 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7443 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20080118995.pdf [firstpage_image] =>[orig_patent_app_number] => 11601486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4980999 [patent_doc_number] => 20070085556 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-19 [patent_title] => 'PLANAR VOLTAGE CONTRAST TEST STRUCTURE' [patent_app_type] => utility [patent_app_number] => 11/558079 [patent_app_country] => US [patent_app_date] => 2006-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5284 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20070085556.pdf [firstpage_image] =>[orig_patent_app_number] => 11558079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5038084 [patent_doc_number] => 20070090366 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'TFT array substrate and photo-masking method for fabricating same' [patent_app_type] => utility [patent_app_number] => 11/586855 [patent_app_country] => US [patent_app_date] => 2006-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2569 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20070090366.pdf [firstpage_image] =>[orig_patent_app_number] => 11586855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 299815 [patent_doc_number] => 07538014 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Method of producing crystalline semiconductor material and method of fabricating semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/553054 [patent_app_country] => US [patent_app_date] => 2006-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 36 [patent_no_of_words] => 9868 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/538/07538014.pdf [firstpage_image] =>[orig_patent_app_number] => 11553054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 132595 [patent_doc_number] => 07696049 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-13 [patent_title] => 'Method to manufacture LDMOS transistors with improved threshold voltage control' [patent_app_type] => utility [patent_app_number] => 11/552198 [patent_app_country] => US [patent_app_date] => 2006-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2282 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/696/07696049.pdf [firstpage_image] =>[orig_patent_app_number] => 11552198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4997583 [patent_doc_number] => 20070040217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-22 [patent_title] => 'POWER SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/551526 [patent_app_country] => US [patent_app_date] => 2006-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10477 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20070040217.pdf [firstpage_image] =>[orig_patent_app_number] => 11551526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 373677 [patent_doc_number] => 07473981 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-06 [patent_title] => 'Electronic component' [patent_app_type] => utility [patent_app_number] => 11/582506 [patent_app_country] => US [patent_app_date] => 2006-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4652 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/473/07473981.pdf [firstpage_image] =>[orig_patent_app_number] => 11582506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4464145 [patent_doc_number] => 07935595 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-03 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/581346 [patent_app_country] => US [patent_app_date] => 2006-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 44 [patent_no_of_words] => 8813 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/935/07935595.pdf [firstpage_image] =>[orig_patent_app_number] => 11581346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 326536 [patent_doc_number] => 07514307 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-07 [patent_title] => 'Method of manufacturing a semiconductor apparatus' [patent_app_type] => utility [patent_app_number] => 11/580035 [patent_app_country] => US [patent_app_date] => 2006-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4207 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/514/07514307.pdf [firstpage_image] =>[orig_patent_app_number] => 11580035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 319010 [patent_doc_number] => 07521722 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'EL display device and a method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/544358 [patent_app_country] => US [patent_app_date] => 2006-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 53 [patent_no_of_words] => 20239 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/521/07521722.pdf [firstpage_image] =>[orig_patent_app_number] => 11544358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 267081 [patent_doc_number] => 07566606 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-28 [patent_title] => 'Methods of fabricating semiconductor devices having strained dual channel layers' [patent_app_type] => utility [patent_app_number] => 11/544245 [patent_app_country] => US [patent_app_date] => 2006-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 8192 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/566/07566606.pdf [firstpage_image] =>[orig_patent_app_number] => 11544245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 322498 [patent_doc_number] => 07517730 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Coreless substrate and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/542175 [patent_app_country] => US [patent_app_date] => 2006-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3999 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/517/07517730.pdf [firstpage_image] =>[orig_patent_app_number] => 11542175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 587174 [patent_doc_number] => 07439153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-21 [patent_title] => 'Semiconductor device and manufacturing method thereof for reducing the area of the memory cell region' [patent_app_type] => utility [patent_app_number] => 11/541656 [patent_app_country] => US [patent_app_date] => 2006-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 47 [patent_no_of_words] => 6931 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/439/07439153.pdf [firstpage_image] =>[orig_patent_app_number] => 11541656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4941791 [patent_doc_number] => 20080079114 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'STRIPED ON-CHIP INDUCTOR' [patent_app_type] => utility [patent_app_number] => 11/536896 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5552 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079114.pdf [firstpage_image] =>[orig_patent_app_number] => 11536896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 285915 [patent_doc_number] => 07550844 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-23 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/529376 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8367 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/550/07550844.pdf [firstpage_image] =>[orig_patent_app_number] => 11529376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4941730 [patent_doc_number] => 20080079053 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Transistor surround gate structure with silicon-on-insulator isolation for memory cells, memory arrays, memory devices and systems and methods of forming same' [patent_app_type] => utility [patent_app_number] => 11/541186 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5259 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079053.pdf [firstpage_image] =>[orig_patent_app_number] => 11541186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 337960 [patent_doc_number] => 07504301 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-17 [patent_title] => 'Stressed field effect transistor and methods for its fabrication' [patent_app_type] => utility [patent_app_number] => 11/536126 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 22 [patent_no_of_words] => 4628 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/504/07504301.pdf [firstpage_image] =>[orig_patent_app_number] => 11536126 [rel_patent_id] =>[rel_patent_doc_number] =>)