
Laura Mary Menz
Examiner (ID: 7325, Phone: (571)272-1697 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2324 |
| Issued Applications | 1995 |
| Pending Applications | 138 |
| Abandoned Applications | 216 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5171897
[patent_doc_number] => 20070072330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Wafer bonding compatible with bulk micro-machining'
[patent_app_type] => utility
[patent_app_number] => 10/548134
[patent_app_country] => US
[patent_app_date] => 2004-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6245
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20070072330.pdf
[firstpage_image] =>[orig_patent_app_number] => 10548134
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/548134 | Wafer bonding compatible with bulk micro-machining | Mar 4, 2004 | Abandoned |
Array
(
[id] => 861361
[patent_doc_number] => 07372144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-13
[patent_title] => 'High speed electronics interconnect and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 10/793576
[patent_app_country] => US
[patent_app_date] => 2004-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 34
[patent_no_of_words] => 8133
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/372/07372144.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793576
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793576 | High speed electronics interconnect and method of manufacture | Mar 3, 2004 | Issued |
Array
(
[id] => 7143999
[patent_doc_number] => 20040169243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Apparatus and method for fabricating arrays of atomic-scale contacts and gaps between electrodes and applications thereof'
[patent_app_type] => new
[patent_app_number] => 10/795151
[patent_app_country] => US
[patent_app_date] => 2004-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5554
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169243.pdf
[firstpage_image] =>[orig_patent_app_number] => 10795151
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/795151 | Apparatus and method for fabricating arrays of atomic-scale contacts and gaps between electrodes and applications thereof | Mar 3, 2004 | Issued |
Array
(
[id] => 7273096
[patent_doc_number] => 20040232547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'High aspect ratio contact surfaces having reduced contaminants'
[patent_app_type] => new
[patent_app_number] => 10/787125
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4240
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20040232547.pdf
[firstpage_image] =>[orig_patent_app_number] => 10787125
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/787125 | High aspect ratio contact surfaces having reduced contaminants | Feb 26, 2004 | Abandoned |
Array
(
[id] => 7050904
[patent_doc_number] => 20050186791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Through-hole conductors for semiconductor substrates and method and system for making same'
[patent_app_type] => utility
[patent_app_number] => 10/784436
[patent_app_country] => US
[patent_app_date] => 2004-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4708
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20050186791.pdf
[firstpage_image] =>[orig_patent_app_number] => 10784436
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/784436 | Method for making through-hole conductors for semiconductor substrates | Feb 22, 2004 | Issued |
Array
(
[id] => 7379929
[patent_doc_number] => 20040179383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Micro power converter with multiple outputs'
[patent_app_type] => new
[patent_app_number] => 10/782755
[patent_app_country] => US
[patent_app_date] => 2004-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8884
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20040179383.pdf
[firstpage_image] =>[orig_patent_app_number] => 10782755
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/782755 | Micro power converter with multiple outputs | Feb 22, 2004 | Abandoned |
Array
(
[id] => 7448017
[patent_doc_number] => 20040164348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source'
[patent_app_type] => new
[patent_app_number] => 10/784516
[patent_app_country] => US
[patent_app_date] => 2004-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3184
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20040164348.pdf
[firstpage_image] =>[orig_patent_app_number] => 10784516
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/784516 | High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source | Feb 22, 2004 | Issued |
Array
(
[id] => 7050854
[patent_doc_number] => 20050186741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'SONOS embedded memory with CVD dielectric'
[patent_app_type] => utility
[patent_app_number] => 10/783466
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5766
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20050186741.pdf
[firstpage_image] =>[orig_patent_app_number] => 10783466
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/783466 | SONOS embedded memory with CVD dielectric | Feb 19, 2004 | Issued |
Array
(
[id] => 7406650
[patent_doc_number] => 20040175903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Semiconductor device fabrication method'
[patent_app_type] => new
[patent_app_number] => 10/781416
[patent_app_country] => US
[patent_app_date] => 2004-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3899
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20040175903.pdf
[firstpage_image] =>[orig_patent_app_number] => 10781416
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/781416 | Semiconductor device fabrication method | Feb 17, 2004 | Abandoned |
Array
(
[id] => 7429214
[patent_doc_number] => 20040161891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/778075
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 12837
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20040161891.pdf
[firstpage_image] =>[orig_patent_app_number] => 10778075
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/778075 | Semiconductor integrated circuit device and method of manufacturing the same | Feb 16, 2004 | Abandoned |
Array
(
[id] => 978958
[patent_doc_number] => 06929991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-16
[patent_title] => 'Reliable semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/775065
[patent_app_country] => US
[patent_app_date] => 2004-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 5127
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/929/06929991.pdf
[firstpage_image] =>[orig_patent_app_number] => 10775065
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/775065 | Reliable semiconductor device and method of manufacturing the same | Feb 10, 2004 | Issued |
Array
(
[id] => 698916
[patent_doc_number] => 07067386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-27
[patent_title] => 'Creation of high mobility channels in thin-body SOI devices'
[patent_app_type] => utility
[patent_app_number] => 10/774166
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1663
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/067/07067386.pdf
[firstpage_image] =>[orig_patent_app_number] => 10774166
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/774166 | Creation of high mobility channels in thin-body SOI devices | Feb 5, 2004 | Issued |
Array
(
[id] => 239474
[patent_doc_number] => 07592191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-22
[patent_title] => 'Field emission backplate'
[patent_app_type] => utility
[patent_app_number] => 10/773696
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 5142
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/592/07592191.pdf
[firstpage_image] =>[orig_patent_app_number] => 10773696
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/773696 | Field emission backplate | Feb 5, 2004 | Issued |
Array
(
[id] => 436212
[patent_doc_number] => 07262470
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-28
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/772585
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 40
[patent_no_of_words] => 16788
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/262/07262470.pdf
[firstpage_image] =>[orig_patent_app_number] => 10772585
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/772585 | Semiconductor device | Feb 5, 2004 | Issued |
Array
(
[id] => 310960
[patent_doc_number] => 07527983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-05
[patent_title] => 'Ferromagnetic material'
[patent_app_type] => utility
[patent_app_number] => 10/544655
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2710
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/527/07527983.pdf
[firstpage_image] =>[orig_patent_app_number] => 10544655
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/544655 | Ferromagnetic material | Feb 5, 2004 | Issued |
Array
(
[id] => 7002525
[patent_doc_number] => 20050167838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 10/707996
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4446
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20050167838.pdf
[firstpage_image] =>[orig_patent_app_number] => 10707996
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/707996 | Device and methodology for reducing effective dielectric constant in semiconductor devices | Jan 29, 2004 | Issued |
Array
(
[id] => 360047
[patent_doc_number] => 07485926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-03
[patent_title] => 'SOI contact structures'
[patent_app_type] => utility
[patent_app_number] => 10/543896
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2691
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/485/07485926.pdf
[firstpage_image] =>[orig_patent_app_number] => 10543896
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/543896 | SOI contact structures | Jan 29, 2004 | Issued |
Array
(
[id] => 7421369
[patent_doc_number] => 20040183199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Dual damascene structure and method of making'
[patent_app_type] => new
[patent_app_number] => 10/765072
[patent_app_country] => US
[patent_app_date] => 2004-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4514
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20040183199.pdf
[firstpage_image] =>[orig_patent_app_number] => 10765072
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/765072 | Dual damascene structure and method of making | Jan 27, 2004 | Issued |
Array
(
[id] => 7334076
[patent_doc_number] => 20040188744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Enhanced on-chip decoupling capacitors and method of making same'
[patent_app_type] => new
[patent_app_number] => 10/766578
[patent_app_country] => US
[patent_app_date] => 2004-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4232
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20040188744.pdf
[firstpage_image] =>[orig_patent_app_number] => 10766578
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/766578 | Enhanced on-chip decoupling capacitors and method of making same | Jan 26, 2004 | Issued |
Array
(
[id] => 810070
[patent_doc_number] => 07416954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-26
[patent_title] => 'Enhanced on-chip decoupling capacitors and method of making same'
[patent_app_type] => utility
[patent_app_number] => 10/766674
[patent_app_country] => US
[patent_app_date] => 2004-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4197
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/416/07416954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10766674
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/766674 | Enhanced on-chip decoupling capacitors and method of making same | Jan 26, 2004 | Issued |