Laura Mary Menz

Array ( [id] => 7631963 [patent_doc_number] => 06665374 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-16 [patent_title] => 'Active matrix substrate, method of manufacturing same, and flat-panel image sensor' [patent_app_type] => B2 [patent_app_number] => 10/227804 [patent_app_country] => US [patent_app_date] => 2002-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 28 [patent_no_of_words] => 19519 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 7 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/665/06665374.pdf [firstpage_image] =>[orig_patent_app_number] => 10227804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327484 [patent_doc_number] => 20020197848 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Semiconductor processing methods of forming integrated circuitry, forming conductive lines, forming a conductive grid, forming a conductive network, forming an electrical interconnection to a node location, forming an electrical interconnection with a transistor source/drain region, and integrated circuitry' [patent_app_type] => new [patent_app_number] => 10/227500 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4903 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20020197848.pdf [firstpage_image] =>[orig_patent_app_number] => 10227500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686368 [patent_doc_number] => 20030030091 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Dynamic random access memory trench capacitors' [patent_app_type] => new [patent_app_number] => 10/218007 [patent_app_country] => US [patent_app_date] => 2002-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4621 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030091.pdf [firstpage_image] =>[orig_patent_app_number] => 10218007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1257236 [patent_doc_number] => 06667518 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-23 [patent_title] => 'Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices' [patent_app_type] => B2 [patent_app_number] => 10/215763 [patent_app_country] => US [patent_app_date] => 2002-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 3426 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/667/06667518.pdf [firstpage_image] =>[orig_patent_app_number] => 10215763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6688165 [patent_doc_number] => 20030031890 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Angular substrates' [patent_app_type] => new [patent_app_number] => 10/214113 [patent_app_country] => US [patent_app_date] => 2002-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3331 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20030031890.pdf [firstpage_image] =>[orig_patent_app_number] => 10214113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6912492 [patent_doc_number] => 20050176250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-11 [patent_title] => 'Polishig fluid for metallic films and method for producing semiconductor substrate using the same' [patent_app_type] => utility [patent_app_number] => 10/486726 [patent_app_country] => US [patent_app_date] => 2002-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 13116 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20050176250.pdf [firstpage_image] =>[orig_patent_app_number] => 10486726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 338001 [patent_doc_number] => 07504342 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-17 [patent_title] => 'Photolithography method for fabricating thin film' [patent_app_type] => utility [patent_app_number] => 10/210109 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 42 [patent_no_of_words] => 8938 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/504/07504342.pdf [firstpage_image] =>[orig_patent_app_number] => 10210109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6408796 [patent_doc_number] => 20020182812 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Transistor structures, methods of incorporating nitrogen into silicon-oxide-containing layers; and methods of forming transistors' [patent_app_type] => new [patent_app_number] => 10/205235 [patent_app_country] => US [patent_app_date] => 2002-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2510 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20020182812.pdf [firstpage_image] =>[orig_patent_app_number] => 10205235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6785789 [patent_doc_number] => 20030137028 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-24 [patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/199176 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 74 [patent_figures_cnt] => 74 [patent_no_of_words] => 14165 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20030137028.pdf [firstpage_image] =>[orig_patent_app_number] => 10199176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712348 [patent_doc_number] => 07057294 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/193328 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3618 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057294.pdf [firstpage_image] =>[orig_patent_app_number] => 10193328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7427304 [patent_doc_number] => 20040007724 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Process for ultra-thin body SOI devices that incorporate EPI silicon tips and article made thereby' [patent_app_type] => new [patent_app_number] => 10/194506 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6334 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20040007724.pdf [firstpage_image] =>[orig_patent_app_number] => 10194506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1280903 [patent_doc_number] => 06642092 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Thin-film transistors formed on a metal foil substrate' [patent_app_type] => B1 [patent_app_number] => 10/194895 [patent_app_country] => US [patent_app_date] => 2002-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3741 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642092.pdf [firstpage_image] =>[orig_patent_app_number] => 10194895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6635799 [patent_doc_number] => 20030006490 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 10/188748 [patent_app_country] => US [patent_app_date] => 2002-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5393 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20030006490.pdf [firstpage_image] =>[orig_patent_app_number] => 10188748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1248156 [patent_doc_number] => 06673649 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Microelectronic device packages and methods for controlling the disposition of non-conductive materials in such packages' [patent_app_type] => B1 [patent_app_number] => 10/190019 [patent_app_country] => US [patent_app_date] => 2002-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 4884 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/673/06673649.pdf [firstpage_image] =>[orig_patent_app_number] => 10190019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1264425 [patent_doc_number] => 06660596 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'Double planar gated SOI MOSFET structure' [patent_app_type] => B2 [patent_app_number] => 10/064318 [patent_app_country] => US [patent_app_date] => 2002-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 27 [patent_no_of_words] => 4579 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/660/06660596.pdf [firstpage_image] =>[orig_patent_app_number] => 10064318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 756203 [patent_doc_number] => 07019340 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-28 [patent_title] => 'Bipolar transistor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/184999 [patent_app_country] => US [patent_app_date] => 2002-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 25 [patent_no_of_words] => 4706 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/019/07019340.pdf [firstpage_image] =>[orig_patent_app_number] => 10184999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7433449 [patent_doc_number] => 20040002187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-01 [patent_title] => 'Enhanced on-chip decoupling capacitors and method of making same' [patent_app_type] => new [patent_app_number] => 10/185798 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4196 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20040002187.pdf [firstpage_image] =>[orig_patent_app_number] => 10185798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7622063 [patent_doc_number] => 06977438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-20 [patent_title] => 'Dual damascene circuit with upper wiring and interconnect line positioned in regions formed as two layers including organic polymer layer and low-permittivity layer' [patent_app_type] => utility [patent_app_number] => 10/177667 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 5481 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/977/06977438.pdf [firstpage_image] =>[orig_patent_app_number] => 10177667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6317156 [patent_doc_number] => 20020195701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Electronic component and method for producing the electronic component' [patent_app_type] => new [patent_app_number] => 10/177947 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3923 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195701.pdf [firstpage_image] =>[orig_patent_app_number] => 10177947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5787416 [patent_doc_number] => 20020160566 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Semiconductor integrated circuit device and process for manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/173159 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 7116 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0160/20020160566.pdf [firstpage_image] =>[orig_patent_app_number] => 10173159 [rel_patent_id] =>[rel_patent_doc_number] =>)