
Lawrence C. Tynes Jr.
Examiner (ID: 17069, Phone: (571)270-7606 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2822, 2899, 4191, 2816 |
| Total Applications | 982 |
| Issued Applications | 796 |
| Pending Applications | 106 |
| Abandoned Applications | 117 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18249003
[patent_doc_number] => 11605600
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-14
[patent_title] => Package structure with reinforced element and formation method thereof
[patent_app_type] => utility
[patent_app_number] => 17/071030
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 52
[patent_no_of_words] => 11563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17071030
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/071030 | Package structure with reinforced element and formation method thereof | Oct 14, 2020 | Issued |
Array
(
[id] => 18608119
[patent_doc_number] => 11749597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/068422
[patent_app_country] => US
[patent_app_date] => 2020-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 22008
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17068422
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/068422 | Semiconductor device | Oct 11, 2020 | Issued |
Array
(
[id] => 17262722
[patent_doc_number] => 20210375707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => PACKAGE COMPRISING A SUBSTRATE, AN INTEGRATED DEVICE, AND AN ENCAPSULATION LAYER WITH UNDERCUT
[patent_app_type] => utility
[patent_app_number] => 17/066049
[patent_app_country] => US
[patent_app_date] => 2020-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17066049
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/066049 | Package comprising a substrate, an integrated device, and an encapsulation layer with undercut | Oct 7, 2020 | Issued |
Array
(
[id] => 19828802
[patent_doc_number] => 12249597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Display device and display unit
[patent_app_type] => utility
[patent_app_number] => 17/638681
[patent_app_country] => US
[patent_app_date] => 2020-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 37
[patent_no_of_words] => 7533
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17638681
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/638681 | Display device and display unit | Oct 4, 2020 | Issued |
Array
(
[id] => 19444637
[patent_doc_number] => 12094929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Semiconductor power device
[patent_app_type] => utility
[patent_app_number] => 17/440557
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1592
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17440557
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/440557 | Semiconductor power device | Sep 27, 2020 | Issued |
Array
(
[id] => 17486098
[patent_doc_number] => 20220093602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR DIE WITH DECOUPLING CAPACITOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/031477
[patent_app_country] => US
[patent_app_date] => 2020-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17031477
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/031477 | Semiconductor die with decoupling capacitor and manufacturing method thereof | Sep 23, 2020 | Issued |
Array
(
[id] => 16765549
[patent_doc_number] => 20210111131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => CONFORMAL SHIELD FOR BLOCKING LIGHT IN AN INTEGRATED CIRCUIT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/028707
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028707
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/028707 | CONFORMAL SHIELD FOR BLOCKING LIGHT IN AN INTEGRATED CIRCUIT PACKAGE | Sep 21, 2020 | Abandoned |
Array
(
[id] => 16920545
[patent_doc_number] => 20210193637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => Integrated Circuit Package and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/022791
[patent_app_country] => US
[patent_app_date] => 2020-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17022791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/022791 | Integrated circuit package and method forming same | Sep 15, 2020 | Issued |
Array
(
[id] => 17544118
[patent_doc_number] => 11309252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Package substrate and package structure
[patent_app_type] => utility
[patent_app_number] => 17/019375
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5543
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019375
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019375 | Package substrate and package structure | Sep 13, 2020 | Issued |
Array
(
[id] => 18796988
[patent_doc_number] => 11830823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => Semiconductor devices and methods of manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/015147
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 27
[patent_no_of_words] => 8215
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17015147
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/015147 | Semiconductor devices and methods of manufacturing semiconductor devices | Sep 8, 2020 | Issued |
Array
(
[id] => 16731143
[patent_doc_number] => 20210098291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/015301
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17015301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/015301 | Semiconductor device and method of manufacturing the semiconductor device | Sep 8, 2020 | Issued |
Array
(
[id] => 16516058
[patent_doc_number] => 20200395316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => SECURE INTEGRATED-CIRCUIT SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/006439
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17006439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/006439 | Secure integrated-circuit systems | Aug 27, 2020 | Issued |
Array
(
[id] => 17448357
[patent_doc_number] => 20220068862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 17/002471
[patent_app_country] => US
[patent_app_date] => 2020-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14795
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17002471
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/002471 | Semiconductor device package and method of manufacture | Aug 24, 2020 | Issued |
Array
(
[id] => 17263295
[patent_doc_number] => 20210376280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => DISPLAY PANEL, JIG, AND METHOD OF MANUFACTURING DISPLAY PANEL WITH THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/292441
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17292441
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/292441 | Display panel, jig, and method of manufacturing display panel with the same | Aug 23, 2020 | Issued |
Array
(
[id] => 18105531
[patent_doc_number] => 11545428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Metal-insulator-metal (MIM) capacitor
[patent_app_type] => utility
[patent_app_number] => 16/999358
[patent_app_country] => US
[patent_app_date] => 2020-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 5993
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16999358
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/999358 | Metal-insulator-metal (MIM) capacitor | Aug 20, 2020 | Issued |
Array
(
[id] => 17277937
[patent_doc_number] => 20210384135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => STACKED SEMICONDUCTOR PACKAGE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/987440
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16987440
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/987440 | Stacked semiconductor package and method of forming the same | Aug 6, 2020 | Issued |
Array
(
[id] => 18431824
[patent_doc_number] => 11677056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Display apparatus and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/983962
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 8693
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983962
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983962 | Display apparatus and manufacturing method thereof | Aug 2, 2020 | Issued |
Array
(
[id] => 18555316
[patent_doc_number] => 20230253333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => CHIP FINE LINE FAN-OUT PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/015576
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18015576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/015576 | CHIP FINE LINE FAN-OUT PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREFOR | Jul 26, 2020 | Pending |
Array
(
[id] => 18555316
[patent_doc_number] => 20230253333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => CHIP FINE LINE FAN-OUT PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/015576
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18015576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/015576 | CHIP FINE LINE FAN-OUT PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREFOR | Jul 26, 2020 | Pending |
Array
(
[id] => 16904901
[patent_doc_number] => 20210183817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/940045
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12231
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16940045
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/940045 | Semiconductor package | Jul 26, 2020 | Issued |