
Lawrence C. Tynes Jr.
Examiner (ID: 17069, Phone: (571)270-7606 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2822, 2899, 4191, 2816 |
| Total Applications | 982 |
| Issued Applications | 796 |
| Pending Applications | 106 |
| Abandoned Applications | 117 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18865941
[patent_doc_number] => 20230420378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => PACKAGING ARCHITECTURE WITH CAVITIES FOR EMBEDDED INTERCONNECT BRIDGES
[patent_app_type] => utility
[patent_app_number] => 17/847407
[patent_app_country] => US
[patent_app_date] => 2022-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847407
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847407 | PACKAGING ARCHITECTURE WITH CAVITIES FOR EMBEDDED INTERCONNECT BRIDGES | Jun 22, 2022 | Pending |
Array
(
[id] => 19858259
[patent_doc_number] => 12261110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Electronic assembly having multiple substrate segments
[patent_app_type] => utility
[patent_app_number] => 17/807475
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 4019
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807475 | Electronic assembly having multiple substrate segments | Jun 16, 2022 | Issued |
Array
(
[id] => 17886632
[patent_doc_number] => 20220302110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/837046
[patent_app_country] => US
[patent_app_date] => 2022-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17837046
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/837046 | Semiconductor device and manufacturing method thereof | Jun 9, 2022 | Issued |
Array
(
[id] => 19912561
[patent_doc_number] => 12288780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/824194
[patent_app_country] => US
[patent_app_date] => 2022-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 6901
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17824194
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/824194 | Semiconductor package | May 24, 2022 | Issued |
Array
(
[id] => 17833726
[patent_doc_number] => 20220271030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => INTEGRATED CIRCUIT COMPRISING A THREE-DIMENSIONAL CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 17/741900
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741900
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741900 | Integrated circuit comprising a three-dimensional capacitor | May 10, 2022 | Issued |
Array
(
[id] => 19063202
[patent_doc_number] => 11942454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/739198
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 40
[patent_no_of_words] => 13138
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739198
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739198 | Package and manufacturing method thereof | May 8, 2022 | Issued |
Array
(
[id] => 18743428
[patent_doc_number] => 20230352416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => METHODS AND APPARATUS TO IMPROVE SIGNAL INTEGRITY PERFORMANCE IN INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/733170
[patent_app_country] => US
[patent_app_date] => 2022-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15885
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17733170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/733170 | METHODS AND APPARATUS TO IMPROVE SIGNAL INTEGRITY PERFORMANCE IN INTEGRATED CIRCUIT PACKAGES | Apr 28, 2022 | Pending |
Array
(
[id] => 19582579
[patent_doc_number] => 12148707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Homogeneous chiplets configurable as a two-dimensional system or a three-dimensional system
[patent_app_type] => utility
[patent_app_number] => 17/728761
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728761 | Homogeneous chiplets configurable as a two-dimensional system or a three-dimensional system | Apr 24, 2022 | Issued |
Array
(
[id] => 17780082
[patent_doc_number] => 20220246432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => Conformal High Concentration Boron Doping Of Semiconductors
[patent_app_type] => utility
[patent_app_number] => 17/724994
[patent_app_country] => US
[patent_app_date] => 2022-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17724994
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/724994 | Conformal high concentration boron doping of semiconductors | Apr 19, 2022 | Issued |
Array
(
[id] => 19858261
[patent_doc_number] => 12261112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Signal lines in memory devices and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/717250
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 15687
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717250
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717250 | Signal lines in memory devices and methods for forming the same | Apr 10, 2022 | Issued |
Array
(
[id] => 18679919
[patent_doc_number] => 20230317577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709627
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709627
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709627 | FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME | Mar 30, 2022 | Pending |
Array
(
[id] => 18679919
[patent_doc_number] => 20230317577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709627
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709627
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709627 | FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME | Mar 30, 2022 | Pending |
Array
(
[id] => 18209781
[patent_doc_number] => 20230056041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/706978
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706978 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Mar 28, 2022 | Pending |
Array
(
[id] => 18661387
[patent_doc_number] => 20230307401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => MULTI-LAYERED STRUCTURE INTERFACE BETWEEN A BALL GRID ARRAY DEVICE AND A PRINTED CIRCUIT BOARD
[patent_app_type] => utility
[patent_app_number] => 17/656729
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656729 | Multi-layered structure interface between a ball grid array device and a printed circuit board | Mar 27, 2022 | Issued |
Array
(
[id] => 18609915
[patent_doc_number] => 11751413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/700026
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 10322
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17700026
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/700026 | Display device and method for manufacturing the same | Mar 20, 2022 | Issued |
Array
(
[id] => 17949763
[patent_doc_number] => 20220336782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DISPLAY DEVICE AND SPLICING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/695859
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695859 | DISPLAY DEVICE AND SPLICING DISPLAY DEVICE | Mar 15, 2022 | Pending |
Array
(
[id] => 17949763
[patent_doc_number] => 20220336782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DISPLAY DEVICE AND SPLICING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/695859
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695859 | DISPLAY DEVICE AND SPLICING DISPLAY DEVICE | Mar 15, 2022 | Pending |
Array
(
[id] => 17949763
[patent_doc_number] => 20220336782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DISPLAY DEVICE AND SPLICING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/695859
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695859 | DISPLAY DEVICE AND SPLICING DISPLAY DEVICE | Mar 15, 2022 | Pending |
Array
(
[id] => 18774720
[patent_doc_number] => 20230369551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => LIGHT EMITTING MODULE, METHOD OF MANUFACTURING LIGHT EMITTING MODULE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/041694
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18041694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/041694 | LIGHT EMITTING MODULE, METHOD OF MANUFACTURING LIGHT EMITTING MODULE, AND DISPLAY DEVICE | Mar 3, 2022 | Pending |
Array
(
[id] => 18641240
[patent_doc_number] => 11765883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Method for manufacturing semiconductor die with decoupling capacitor
[patent_app_type] => utility
[patent_app_number] => 17/685535
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7424
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685535
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685535 | Method for manufacturing semiconductor die with decoupling capacitor | Mar 2, 2022 | Issued |