Lawrence E. Anderson

Array ( [id] => 3035918 [patent_doc_number] => 05327579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Scanning systems using tree structures' [patent_app_type] => 1 [patent_app_number] => 8/153276 [patent_app_country] => US [patent_app_date] => 1993-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 7762 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 515 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327579.pdf [firstpage_image] =>[orig_patent_app_number] => 153276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024467 [patent_doc_number] => 05276853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Cache system' [patent_app_type] => 1 [patent_app_number] => 8/047386 [patent_app_country] => US [patent_app_date] => 1993-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 13131 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276853.pdf [firstpage_image] =>[orig_patent_app_number] => 047386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952121 [patent_doc_number] => 05261109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-09 [patent_title] => 'Distributed arbitration method and apparatus for a computer bus using arbitration groups' [patent_app_type] => 1 [patent_app_number] => 8/006138 [patent_app_country] => US [patent_app_date] => 1993-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 18880 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 499 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/261/05261109.pdf [firstpage_image] =>[orig_patent_app_number] => 006138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2934380 [patent_doc_number] => 05235697 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-10 [patent_title] => 'Set prediction cache memory system using bits of the main memory address' [patent_app_type] => 1 [patent_app_number] => 7/956827 [patent_app_country] => US [patent_app_date] => 1992-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6950 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/235/05235697.pdf [firstpage_image] =>[orig_patent_app_number] => 956827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2925578 [patent_doc_number] => 05237686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-17 [patent_title] => 'Multiprocessor type time varying image encoding system and image processor with memory bus control table for arbitration priority' [patent_app_type] => 1 [patent_app_number] => 7/944404 [patent_app_country] => US [patent_app_date] => 1992-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 10300 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/237/05237686.pdf [firstpage_image] =>[orig_patent_app_number] => 944404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2980234 [patent_doc_number] => 05202979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-13 [patent_title] => 'Storage system using multiple independently mechanically-driven storage units' [patent_app_type] => 1 [patent_app_number] => 7/906006 [patent_app_country] => US [patent_app_date] => 1992-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3899 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/202/05202979.pdf [firstpage_image] =>[orig_patent_app_number] => 906006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2930433 [patent_doc_number] => 05193187 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Fast interrupt mechanism for interrupting processors in parallel in a multiprocessor system wherein processors are assigned process ID numbers' [patent_app_type] => 1 [patent_app_number] => 7/898387 [patent_app_country] => US [patent_app_date] => 1992-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 4501 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/193/05193187.pdf [firstpage_image] =>[orig_patent_app_number] => 898387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041530 [patent_doc_number] => 05317700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Program history for pipelined processor including temporary storage queues for storing branch addresses' [patent_app_type] => 1 [patent_app_number] => 7/877508 [patent_app_country] => US [patent_app_date] => 1992-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2953 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 368 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317700.pdf [firstpage_image] =>[orig_patent_app_number] => 877508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2901074 [patent_doc_number] => 05210639 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-11 [patent_title] => 'Dual-port memory with inhibited random access during transfer cycles with serial access' [patent_app_type] => 1 [patent_app_number] => 7/870721 [patent_app_country] => US [patent_app_date] => 1992-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 10257 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/210/05210639.pdf [firstpage_image] =>[orig_patent_app_number] => 870721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2819764 [patent_doc_number] => 05157769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-20 [patent_title] => 'Computer data interface for handheld computer transfer to second computer including cable connector circuitry for voltage modification' [patent_app_type] => 1 [patent_app_number] => 7/860293 [patent_app_country] => US [patent_app_date] => 1992-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1777 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/157/05157769.pdf [firstpage_image] =>[orig_patent_app_number] => 860293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2872666 [patent_doc_number] => 05167024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-24 [patent_title] => 'Power management for a laptop computer with slow and sleep modes' [patent_app_type] => 1 [patent_app_number] => 7/845781 [patent_app_country] => US [patent_app_date] => 1992-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5649 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 1194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/167/05167024.pdf [firstpage_image] =>[orig_patent_app_number] => 845781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2924929 [patent_doc_number] => 05228139 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-13 [patent_title] => 'Semiconductor integrated circuit device with test mode for testing CPU using external signal' [patent_app_type] => 1 [patent_app_number] => 7/840633 [patent_app_country] => US [patent_app_date] => 1992-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5078 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/228/05228139.pdf [firstpage_image] =>[orig_patent_app_number] => 840633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2797647 [patent_doc_number] => 05142627 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-25 [patent_title] => 'FIP-compliant block multiplexor channel interface operational method for cache/disk subsystem' [patent_app_type] => 1 [patent_app_number] => 7/830963 [patent_app_country] => US [patent_app_date] => 1992-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 11114 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/142/05142627.pdf [firstpage_image] =>[orig_patent_app_number] => 830963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2832380 [patent_doc_number] => 05168566 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-01 [patent_title] => 'Multi-task control device for central processor task execution control provided as a peripheral device and capable of prioritizing and timesharing the tasks' [patent_app_type] => 1 [patent_app_number] => 7/825334 [patent_app_country] => US [patent_app_date] => 1992-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 24 [patent_no_of_words] => 8422 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/168/05168566.pdf [firstpage_image] =>[orig_patent_app_number] => 825334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2835825 [patent_doc_number] => 05170471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-08 [patent_title] => 'Command delivery for a computing system for transferring data between a host and subsystems with busy and reset indication' [patent_app_type] => 1 [patent_app_number] => 7/818654 [patent_app_country] => US [patent_app_date] => 1992-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 35 [patent_no_of_words] => 20415 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/170/05170471.pdf [firstpage_image] =>[orig_patent_app_number] => 818654 [rel_patent_id] =>[rel_patent_doc_number] =>)