Lawrence E. Anderson

Array ( [id] => 2494829 [patent_doc_number] => 04866668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-12 [patent_title] => 'Multiple memory loading system based on multilevel lists' [patent_app_type] => 1 [patent_app_number] => 7/178887 [patent_app_country] => US [patent_app_date] => 1988-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5223 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 531 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/866/04866668.pdf [firstpage_image] =>[orig_patent_app_number] => 178887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2598020 [patent_doc_number] => 04959780 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-25 [patent_title] => 'Microprogram processor with logic circuitry for combining signals from a microcode decoder and an instruction code decoder to produce a memory access signal' [patent_app_type] => 1 [patent_app_number] => 7/175293 [patent_app_country] => US [patent_app_date] => 1988-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1622 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/959/04959780.pdf [firstpage_image] =>[orig_patent_app_number] => 175293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2697340 [patent_doc_number] => 05050074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-17 [patent_title] => 'System for facilitating coordination of activities by a plurality of actors with an object database and state/action identification' [patent_app_type] => 1 [patent_app_number] => 7/173768 [patent_app_country] => US [patent_app_date] => 1988-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4523 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/050/05050074.pdf [firstpage_image] =>[orig_patent_app_number] => 173768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2560759 [patent_doc_number] => 04833596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-23 [patent_title] => 'Logical arrangement for controlling use of different system displays by main processor and co-processor' [patent_app_type] => 1 [patent_app_number] => 7/172042 [patent_app_country] => US [patent_app_date] => 1988-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5706 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/833/04833596.pdf [firstpage_image] =>[orig_patent_app_number] => 172042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2493600 [patent_doc_number] => 04866605 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-12 [patent_title] => 'System function simulation method and apparatus therefor using Petri net symbols' [patent_app_type] => 1 [patent_app_number] => 7/172980 [patent_app_country] => US [patent_app_date] => 1988-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 29 [patent_no_of_words] => 5461 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/866/04866605.pdf [firstpage_image] =>[orig_patent_app_number] => 172980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2588506 [patent_doc_number] => 04974153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-27 [patent_title] => 'Repeater interlock scheme for transactions between two buses including transaction and interlock buffers' [patent_app_type] => 1 [patent_app_number] => 7/162620 [patent_app_country] => US [patent_app_date] => 1988-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 8283 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/974/04974153.pdf [firstpage_image] =>[orig_patent_app_number] => 162620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2636802 [patent_doc_number] => 04907148 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Cellular array processor with individual cell-level data-dependent cell control and multiport input memory' [patent_app_type] => 1 [patent_app_number] => 7/163177 [patent_app_country] => US [patent_app_date] => 1988-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6270 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/907/04907148.pdf [firstpage_image] =>[orig_patent_app_number] => 163177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2500742 [patent_doc_number] => 04860248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-22 [patent_title] => 'Pixel slice processor with frame buffers grouped according to pixel bit width' [patent_app_type] => 1 [patent_app_number] => 7/163160 [patent_app_country] => US [patent_app_date] => 1988-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 8521 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/860/04860248.pdf [firstpage_image] =>[orig_patent_app_number] => 163160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2676746 [patent_doc_number] => 04905139 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-27 [patent_title] => 'Cache memory system with improved re-writing address determination scheme involving history of use' [patent_app_type] => 1 [patent_app_number] => 7/153891 [patent_app_country] => US [patent_app_date] => 1988-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2374 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 428 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/905/04905139.pdf [firstpage_image] =>[orig_patent_app_number] => 153891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2422075 [patent_doc_number] => 04787065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-22 [patent_title] => 'Data processing apparatus providing cyclic addressing of a data store in selectively opposite directions' [patent_app_type] => 1 [patent_app_number] => 7/153526 [patent_app_country] => US [patent_app_date] => 1988-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2881 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/787/04787065.pdf [firstpage_image] =>[orig_patent_app_number] => 153526 [rel_patent_id] =>[rel_patent_doc_number] =>)