Lawrence E. Anderson

Array ( [id] => 2510284 [patent_doc_number] => 04799153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-17 [patent_title] => 'Method and apparatus for enhancing security of communications in a packet-switched data communications system' [patent_app_type] => 1 [patent_app_number] => 7/097278 [patent_app_country] => US [patent_app_date] => 1987-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 12400 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 474 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/799/04799153.pdf [firstpage_image] =>[orig_patent_app_number] => 097278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2483391 [patent_doc_number] => 04890227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-26 [patent_title] => 'Autonomous resource management system with recorded evaluations of system performance with scheduler control including knowledge learning function' [patent_app_type] => 1 [patent_app_number] => 7/089919 [patent_app_country] => US [patent_app_date] => 1987-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 6837 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/890/04890227.pdf [firstpage_image] =>[orig_patent_app_number] => 089919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2430143 [patent_doc_number] => 04780807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-25 [patent_title] => 'Pipeline processor with overlapped fetch and execute cycles' [patent_app_type] => 1 [patent_app_number] => 7/085244 [patent_app_country] => US [patent_app_date] => 1987-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 23 [patent_no_of_words] => 3753 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 431 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/780/04780807.pdf [firstpage_image] =>[orig_patent_app_number] => 085244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2503127 [patent_doc_number] => 04847759 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-11 [patent_title] => 'Register selection mechanism and organization of an instruction prefetch buffer' [patent_app_type] => 1 [patent_app_number] => 7/237615 [patent_app_country] => US [patent_app_date] => 1987-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2116 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/847/04847759.pdf [firstpage_image] =>[orig_patent_app_number] => 237615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2524675 [patent_doc_number] => 04819201 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-04 [patent_title] => 'Asynchronous FIFO device comprising a stack of registers having a transparent condition' [patent_app_type] => 1 [patent_app_number] => 7/077999 [patent_app_country] => US [patent_app_date] => 1987-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2997 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/819/04819201.pdf [firstpage_image] =>[orig_patent_app_number] => 077999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2555044 [patent_doc_number] => 04805106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-14 [patent_title] => 'Method of and arrangement for ordering of multiprocessor operations in a multiprocessor system with redundant resources' [patent_app_type] => 1 [patent_app_number] => 7/073400 [patent_app_country] => US [patent_app_date] => 1987-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9923 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/805/04805106.pdf [firstpage_image] =>[orig_patent_app_number] => 073400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2451747 [patent_doc_number] => 04757441 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-12 [patent_title] => 'Logical arrangement for controlling use of different system displays by main proessor and coprocessor' [patent_app_type] => 1 [patent_app_number] => 7/068769 [patent_app_country] => US [patent_app_date] => 1987-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5698 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 402 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/757/04757441.pdf [firstpage_image] =>[orig_patent_app_number] => 068769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2431784 [patent_doc_number] => 04763255 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-09 [patent_title] => 'Method for generating short form instructions in an optimizing compiler' [patent_app_type] => 1 [patent_app_number] => 7/065175 [patent_app_country] => US [patent_app_date] => 1987-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3754 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/763/04763255.pdf [firstpage_image] =>[orig_patent_app_number] => 065175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2537248 [patent_doc_number] => 04862350 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-29 [patent_title] => 'Architecture for a distributive microprocessing system' [patent_app_type] => 1 [patent_app_number] => 7/042556 [patent_app_country] => US [patent_app_date] => 1987-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6553 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 520 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/862/04862350.pdf [firstpage_image] =>[orig_patent_app_number] => 042556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2652315 [patent_doc_number] => 04939689 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-03 [patent_title] => 'Outline-driven database editing and retrieval system' [patent_app_type] => 1 [patent_app_number] => 7/037384 [patent_app_country] => US [patent_app_date] => 1987-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 54 [patent_no_of_words] => 10085 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/939/04939689.pdf [firstpage_image] =>[orig_patent_app_number] => 037384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2424760 [patent_doc_number] => 04729093 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-01 [patent_title] => 'Microcomputer which prioritizes instruction prefetch requests and data operand requests' [patent_app_type] => 1 [patent_app_number] => 7/022613 [patent_app_country] => US [patent_app_date] => 1987-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 11122 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/729/04729093.pdf [firstpage_image] =>[orig_patent_app_number] => 022613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2494304 [patent_doc_number] => 04821169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-11 [patent_title] => 'Access verification arrangement for digital data processing system which has demand-paged memory with page crossing detection' [patent_app_type] => 1 [patent_app_number] => 7/015576 [patent_app_country] => US [patent_app_date] => 1987-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5473 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 441 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/821/04821169.pdf [firstpage_image] =>[orig_patent_app_number] => 015576 [rel_patent_id] =>[rel_patent_doc_number] =>)