Lawrence E. Anderson

Array ( [id] => 2939798 [patent_doc_number] => 05187791 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-16 [patent_title] => 'Microprocessor with improved interrupt response with data saving dependent upon processor status using status flag' [patent_app_type] => 1 [patent_app_number] => 7/784264 [patent_app_country] => US [patent_app_date] => 1991-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 4637 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/187/05187791.pdf [firstpage_image] =>[orig_patent_app_number] => 784264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2812784 [patent_doc_number] => 05140685 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-18 [patent_title] => 'Record lock processing for multiprocessing data system with majority voting' [patent_app_type] => 1 [patent_app_number] => 7/759805 [patent_app_country] => US [patent_app_date] => 1991-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8004 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 401 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/140/05140685.pdf [firstpage_image] =>[orig_patent_app_number] => 759805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2976982 [patent_doc_number] => 05274791 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-28 [patent_title] => 'Microprocessor with OEM mode for power management with input/output intiated selection of special address space' [patent_app_type] => 1 [patent_app_number] => 7/726306 [patent_app_country] => US [patent_app_date] => 1991-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4307 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/274/05274791.pdf [firstpage_image] =>[orig_patent_app_number] => 726306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2803900 [patent_doc_number] => 05136701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-04 [patent_title] => 'Processing unit containing DMA controller having concurrent operation with processor wherein addresses and data are divided into two parts' [patent_app_type] => 1 [patent_app_number] => 7/725117 [patent_app_country] => US [patent_app_date] => 1991-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3444 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/136/05136701.pdf [firstpage_image] =>[orig_patent_app_number] => 725117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3035630 [patent_doc_number] => 05327564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Timed access system for protecting data in a central processing unit' [patent_app_type] => 1 [patent_app_number] => 7/714973 [patent_app_country] => US [patent_app_date] => 1991-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4636 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327564.pdf [firstpage_image] =>[orig_patent_app_number] => 714973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2928354 [patent_doc_number] => 05179715 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-12 [patent_title] => 'Multiprocessor computer system with process execution allocated by process managers in a ring configuration' [patent_app_type] => 1 [patent_app_number] => 7/711122 [patent_app_country] => US [patent_app_date] => 1991-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 7300 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/179/05179715.pdf [firstpage_image] =>[orig_patent_app_number] => 711122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2818512 [patent_doc_number] => 05148547 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-15 [patent_title] => 'Method and apparatus for interfacing bit-serial parallel processors to a coprocessor' [patent_app_type] => 1 [patent_app_number] => 7/704688 [patent_app_country] => US [patent_app_date] => 1991-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4824 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/148/05148547.pdf [firstpage_image] =>[orig_patent_app_number] => 704688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2742974 [patent_doc_number] => 05077663 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-31 [patent_title] => 'Information processing system having microprogram-controlled type arithmetic processing unit with information transfer through a system control unit upon fault detection' [patent_app_type] => 1 [patent_app_number] => 7/698847 [patent_app_country] => US [patent_app_date] => 1991-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2631 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/077/05077663.pdf [firstpage_image] =>[orig_patent_app_number] => 698847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2882531 [patent_doc_number] => 05163124 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-10 [patent_title] => 'Method and apparatus for controlling power to device in a computer system' [patent_app_type] => 1 [patent_app_number] => 7/685987 [patent_app_country] => US [patent_app_date] => 1991-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2057 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/163/05163124.pdf [firstpage_image] =>[orig_patent_app_number] => 685987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2849467 [patent_doc_number] => 05161213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-03 [patent_title] => 'Method for black and white image reduction based upon averaging black/white pixel counts of neighboring blocks' [patent_app_type] => 1 [patent_app_number] => 7/671639 [patent_app_country] => US [patent_app_date] => 1991-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 15808 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/161/05161213.pdf [firstpage_image] =>[orig_patent_app_number] => 671639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2985042 [patent_doc_number] => 05182803 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-26 [patent_title] => 'System for inputting and/or outputting signals of a digital control system for a printing machine including a digital filter' [patent_app_type] => 1 [patent_app_number] => 7/668759 [patent_app_country] => US [patent_app_date] => 1991-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8320 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/182/05182803.pdf [firstpage_image] =>[orig_patent_app_number] => 668759 [rel_patent_id] =>[rel_patent_doc_number] =>)