| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2752388
[patent_doc_number] => 05029078
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Program loading method with relocation address'
[patent_app_type] => 1
[patent_app_number] => 7/206827
[patent_app_country] => US
[patent_app_date] => 1988-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 3999
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029078.pdf
[firstpage_image] =>[orig_patent_app_number] => 206827
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/206827 | Program loading method with relocation address | Jun 14, 1988 | Issued |
Array
(
[id] => 2566305
[patent_doc_number] => 04942550
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-17
[patent_title] => 'Printed circuit board topography for high speed intelligent industrial controller with multiple boards located within a single slot'
[patent_app_type] => 1
[patent_app_number] => 7/202944
[patent_app_country] => US
[patent_app_date] => 1988-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 27
[patent_no_of_words] => 8280
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 721
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/942/04942550.pdf
[firstpage_image] =>[orig_patent_app_number] => 202944
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/202944 | Printed circuit board topography for high speed intelligent industrial controller with multiple boards located within a single slot | Jun 5, 1988 | Issued |
Array
(
[id] => 2754166
[patent_doc_number] => 05003462
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-03-26
[patent_title] => 'Apparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt means'
[patent_app_type] => 1
[patent_app_number] => 7/200688
[patent_app_country] => US
[patent_app_date] => 1988-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4668
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/003/05003462.pdf
[firstpage_image] =>[orig_patent_app_number] => 200688
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/200688 | Apparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt means | May 30, 1988 | Issued |
| 07/200091 | DOCUMENT ANNOTATION AND MANIPULATION IN A DATA PROCESSING SYSTEM | May 26, 1988 | Abandoned |
Array
(
[id] => 2765406
[patent_doc_number] => 05043876
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-27
[patent_title] => 'N-level file shadowing and recovery in a shared file system'
[patent_app_type] => 1
[patent_app_number] => 7/199437
[patent_app_country] => US
[patent_app_date] => 1988-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2751
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/043/05043876.pdf
[firstpage_image] =>[orig_patent_app_number] => 199437
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/199437 | N-level file shadowing and recovery in a shared file system | May 26, 1988 | Issued |
Array
(
[id] => 2819687
[patent_doc_number] => 05086387
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-02-04
[patent_title] => 'Multi-frequency clock generation with low state coincidence upon latching'
[patent_app_type] => 1
[patent_app_number] => 7/203586
[patent_app_country] => US
[patent_app_date] => 1988-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2518
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/086/05086387.pdf
[firstpage_image] =>[orig_patent_app_number] => 203586
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/203586 | Multi-frequency clock generation with low state coincidence upon latching | May 26, 1988 | Issued |
| 07/198993 | TOKEN RING NETWORK HAVING TOKEN REQUEST MECHANISM | May 25, 1988 | Abandoned |
| 07/198421 | MULTIPLE SEQUENTIALLY TRANSFERRABLE STACKPOINTERS IN A DATA PROCESSOR | May 24, 1988 | Abandoned |
Array
(
[id] => 2596208
[patent_doc_number] => 04928224
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-22
[patent_title] => 'Multiprocessor system featuring global data multiplation'
[patent_app_type] => 1
[patent_app_number] => 7/196651
[patent_app_country] => US
[patent_app_date] => 1988-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 8040
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/928/04928224.pdf
[firstpage_image] =>[orig_patent_app_number] => 196651
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/196651 | Multiprocessor system featuring global data multiplation | May 18, 1988 | Issued |
Array
(
[id] => 2892027
[patent_doc_number] => 05119492
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-02
[patent_title] => 'Information retrieval apparatus with separate retrieval conditions and updatable key registers'
[patent_app_type] => 1
[patent_app_number] => 7/193807
[patent_app_country] => US
[patent_app_date] => 1988-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3142
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 535
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/119/05119492.pdf
[firstpage_image] =>[orig_patent_app_number] => 193807
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/193807 | Information retrieval apparatus with separate retrieval conditions and updatable key registers | May 12, 1988 | Issued |
| 07/193530 | CACHE SYSTEM | May 12, 1988 | Abandoned |
Array
(
[id] => 2753370
[patent_doc_number] => 04987533
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-22
[patent_title] => 'Method of managing data in a data storage hierarchy and a data storage hierarchy therefor with removal of the least recently mounted medium'
[patent_app_type] => 1
[patent_app_number] => 7/190739
[patent_app_country] => US
[patent_app_date] => 1988-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 4938
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/987/04987533.pdf
[firstpage_image] =>[orig_patent_app_number] => 190739
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/190739 | Method of managing data in a data storage hierarchy and a data storage hierarchy therefor with removal of the least recently mounted medium | May 4, 1988 | Issued |
Array
(
[id] => 2707111
[patent_doc_number] => 04991199
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-05
[patent_title] => 'Computer and telephone apparatus with user friendly computer interface and enhanced integrity features'
[patent_app_type] => 1
[patent_app_number] => 7/190440
[patent_app_country] => US
[patent_app_date] => 1988-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4585
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 361
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/991/04991199.pdf
[firstpage_image] =>[orig_patent_app_number] => 190440
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/190440 | Computer and telephone apparatus with user friendly computer interface and enhanced integrity features | May 4, 1988 | Issued |
| 07/190612 | BATCHING DATA OBJECTS FOR RECORDING ON OPTICAL DISKS | May 4, 1988 | Abandoned |
Array
(
[id] => 2759579
[patent_doc_number] => 05021990
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-04
[patent_title] => 'Output pulse generating apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/184401
[patent_app_country] => US
[patent_app_date] => 1988-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 6580
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/021/05021990.pdf
[firstpage_image] =>[orig_patent_app_number] => 184401
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/184401 | Output pulse generating apparatus | Apr 19, 1988 | Issued |
Array
(
[id] => 2643622
[patent_doc_number] => 04953120
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-08-28
[patent_title] => 'Data processing apparatus having repeat function suppression for continuously depressed data entry keys'
[patent_app_type] => 1
[patent_app_number] => 7/183273
[patent_app_country] => US
[patent_app_date] => 1988-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 3541
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/953/04953120.pdf
[firstpage_image] =>[orig_patent_app_number] => 183273
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/183273 | Data processing apparatus having repeat function suppression for continuously depressed data entry keys | Apr 10, 1988 | Issued |
Array
(
[id] => 2639687
[patent_doc_number] => 04958278
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-18
[patent_title] => 'Method for loading data or program to a plurality of terminal stations'
[patent_app_type] => 1
[patent_app_number] => 7/179361
[patent_app_country] => US
[patent_app_date] => 1988-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2404
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/958/04958278.pdf
[firstpage_image] =>[orig_patent_app_number] => 179361
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/179361 | Method for loading data or program to a plurality of terminal stations | Apr 7, 1988 | Issued |
| 07/179020 | METHOD AND APPARATUS FOR INTERFACING PARALLEL PROCESSORS TO A CO- PROCESSOR | Apr 7, 1988 | Abandoned |
Array
(
[id] => 2594383
[patent_doc_number] => 04926320
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-15
[patent_title] => 'Information processing system having microprogram-controlled type arithmetic processing unit'
[patent_app_type] => 1
[patent_app_number] => 7/178241
[patent_app_country] => US
[patent_app_date] => 1988-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2631
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/926/04926320.pdf
[firstpage_image] =>[orig_patent_app_number] => 178241
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/178241 | Information processing system having microprogram-controlled type arithmetic processing unit | Apr 5, 1988 | Issued |
| 07/176596 | CACHE WITH AT LEAST TWO FILL SIZES | Mar 31, 1988 | Abandoned |