
Le Hien Luu
Examiner (ID: 18957)
| Most Active Art Unit | 2448 |
| Art Unit(s) | 2446, 2441, 2454, 2756, 2755, 2152, 2317, 2782, 2448, 2141 |
| Total Applications | 1776 |
| Issued Applications | 1464 |
| Pending Applications | 111 |
| Abandoned Applications | 204 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18631922
[patent_doc_number] => 20230290827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => SEMICONDUCTOR DEVICE HAVING MACRO CELLS
[patent_app_type] => utility
[patent_app_number] => 18/117711
[patent_app_country] => US
[patent_app_date] => 2023-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18117711
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/117711 | SEMICONDUCTOR DEVICE HAVING MACRO CELLS | Mar 5, 2023 | Pending |
Array
(
[id] => 18456170
[patent_doc_number] => 20230197452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => LOW-TEMPERATURE PROCESSING METHOD FOR IMPROVING 4H-SIC/SIO2 INTERFACE BASED ON SUPERCRITICAL OXYNITRIDE AND USE THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/170477
[patent_app_country] => US
[patent_app_date] => 2023-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170477
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/170477 | LOW-TEMPERATURE PROCESSING METHOD FOR IMPROVING 4H-SIC/SIO2 INTERFACE BASED ON SUPERCRITICAL OXYNITRIDE AND USE THEREOF | Feb 15, 2023 | Issued |
Array
(
[id] => 20531935
[patent_doc_number] => 12550387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Trench junction field effect transistor having a mesa region
[patent_app_type] => utility
[patent_app_number] => 18/106768
[patent_app_country] => US
[patent_app_date] => 2023-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18106768
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/106768 | Trench junction field effect transistor having a mesa region | Feb 6, 2023 | Issued |
Array
(
[id] => 19881313
[patent_doc_number] => 20250113570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => MANUFACTURING METHOD AND POWER SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/846211
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4659
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18846211
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/846211 | Manufacturing method for power semiconductor device using low-energy electron radiation to produce silicon-enriched layer | Jan 29, 2023 | Issued |
Array
(
[id] => 20625956
[patent_doc_number] => 12593481
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-31
[patent_title] => Silicon carbide device with metallic interface layers and method of manufacturing
[patent_app_type] => utility
[patent_app_number] => 18/100144
[patent_app_country] => US
[patent_app_date] => 2023-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 5556
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18100144
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/100144 | Silicon carbide device with metallic interface layers and method of manufacturing | Jan 22, 2023 | Issued |
Array
(
[id] => 18311119
[patent_doc_number] => 20230115019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => HYBRID SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/066511
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18066511
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/066511 | HYBRID SEMICONDUCTOR DEVICE | Dec 14, 2022 | Pending |
Array
(
[id] => 18279381
[patent_doc_number] => 20230094853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => DISHING PREVENTION STRUCTURE EMBEDDED IN A GATE ELECTRODE
[patent_app_type] => utility
[patent_app_number] => 18/076679
[patent_app_country] => US
[patent_app_date] => 2022-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076679
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076679 | Dishing prevention structure embedded in a gate electrode | Dec 6, 2022 | Issued |
Array
(
[id] => 19720483
[patent_doc_number] => 12206028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Single sided channel mesa power junction field effect transistor
[patent_app_type] => utility
[patent_app_number] => 18/073361
[patent_app_country] => US
[patent_app_date] => 2022-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10544
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18073361
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/073361 | Single sided channel mesa power junction field effect transistor | Nov 30, 2022 | Issued |
Array
(
[id] => 18254754
[patent_doc_number] => 20230081793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/056954
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18056954
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/056954 | Semiconductor device including oxide semiconductor layer | Nov 17, 2022 | Issued |
Array
(
[id] => 18258477
[patent_doc_number] => 20230085517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => HEMT AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/988720
[patent_app_country] => US
[patent_app_date] => 2022-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17988720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/988720 | HEMT and method of fabricating the same | Nov 15, 2022 | Issued |
Array
(
[id] => 19906601
[patent_doc_number] => 12283620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/054568
[patent_app_country] => US
[patent_app_date] => 2022-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18054568
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/054568 | Method for manufacturing semiconductor device | Nov 10, 2022 | Issued |
Array
(
[id] => 18600397
[patent_doc_number] => 20230275199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/980902
[patent_app_country] => US
[patent_app_date] => 2022-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17980902
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/980902 | DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME | Nov 3, 2022 | Pending |
Array
(
[id] => 18209739
[patent_doc_number] => 20230055999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SiC EPITAXIAL WAFER, AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/981138
[patent_app_country] => US
[patent_app_date] => 2022-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17981138
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/981138 | SiC epitaxial wafer, and method of manufacturing the same | Nov 3, 2022 | Issued |
Array
(
[id] => 19161157
[patent_doc_number] => 20240153864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => METALLIZATION LEVELS WITH SKIP VIA AND DIELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 17/980281
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17980281
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/980281 | METALLIZATION LEVELS WITH SKIP VIA AND DIELECTRIC LAYER | Nov 2, 2022 | Pending |
Array
(
[id] => 18379910
[patent_doc_number] => 20230154999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/052424
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5170
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 403
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18052424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/052424 | Method of manufacturing silicon carbide semiconductor device | Nov 2, 2022 | Issued |
Array
(
[id] => 18891203
[patent_doc_number] => 11869982
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Single sided channel mesa power junction field effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/975356
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9713
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17975356
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/975356 | Single sided channel mesa power junction field effect transistor | Oct 26, 2022 | Issued |
Array
(
[id] => 19314431
[patent_doc_number] => 12040257
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Device topology for lateral power transistors with low common source inductance
[patent_app_type] => utility
[patent_app_number] => 17/974880
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 24
[patent_no_of_words] => 7193
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974880
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974880 | Device topology for lateral power transistors with low common source inductance | Oct 26, 2022 | Issued |
Array
(
[id] => 18197061
[patent_doc_number] => 20230050580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => DEVICE TOPOLOGIES FOR HIGH CURRENT LATERAL POWER SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/974794
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974794
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974794 | Device topologies for high current lateral power semiconductor devices | Oct 26, 2022 | Issued |
Array
(
[id] => 20532104
[patent_doc_number] => 12550557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Display device including test part for testing thin film layer
[patent_app_type] => utility
[patent_app_number] => 18/049778
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2377
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18049778
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/049778 | Display device including test part for testing thin film layer | Oct 25, 2022 | Issued |
Array
(
[id] => 18195520
[patent_doc_number] => 20230049039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/974130
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8831
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974130 | Semiconductor device | Oct 25, 2022 | Issued |