
Lee A. Fineman
Supervisory Patent Examiner (ID: 14813, Phone: (571)272-2313 , Office: P/2800 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2872, 2800 |
| Total Applications | 580 |
| Issued Applications | 325 |
| Pending Applications | 25 |
| Abandoned Applications | 230 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10356939
[patent_doc_number] => 20150241944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-27
[patent_title] => 'DISTRIBUTED POWER MANAGEMENT WITH PERFORMANCE AND POWER BOUNDARIES'
[patent_app_type] => utility
[patent_app_number] => 14/188974
[patent_app_country] => US
[patent_app_date] => 2014-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9466
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14188974
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/188974 | DISTRIBUTED POWER MANAGEMENT WITH PERFORMANCE AND POWER BOUNDARIES | Feb 24, 2014 | Abandoned |
Array
(
[id] => 9688272
[patent_doc_number] => 20140245037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'System and Method for Utilizing Standard Four Wire USB for Multiple Power Modes and Out of Band State Management'
[patent_app_type] => utility
[patent_app_number] => 14/188657
[patent_app_country] => US
[patent_app_date] => 2014-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4037
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14188657
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/188657 | System and Method for Utilizing Standard Four Wire USB for Multiple Power Modes and Out of Band State Management | Feb 23, 2014 | Abandoned |
Array
(
[id] => 11860592
[patent_doc_number] => 09740273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'File sharing circuit and computer using the same'
[patent_app_type] => utility
[patent_app_number] => 14/071736
[patent_app_country] => US
[patent_app_date] => 2013-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3354
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14071736
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/071736 | File sharing circuit and computer using the same | Nov 4, 2013 | Issued |
Array
(
[id] => 9787676
[patent_doc_number] => 20140304496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-09
[patent_title] => 'ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/070242
[patent_app_country] => US
[patent_app_date] => 2013-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2522
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14070242
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/070242 | ELECTRONIC DEVICE | Oct 31, 2013 | Abandoned |
Array
(
[id] => 10956292
[patent_doc_number] => 20140359314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'COMPUTER SYSTEM AND ITS POWER ADAPTER WITH IMAGE PROJECTION FUNCTION'
[patent_app_type] => utility
[patent_app_number] => 14/070342
[patent_app_country] => US
[patent_app_date] => 2013-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3391
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14070342
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/070342 | COMPUTER SYSTEM AND ITS POWER ADAPTER WITH IMAGE PROJECTION FUNCTION | Oct 31, 2013 | Abandoned |
Array
(
[id] => 11049399
[patent_doc_number] => 20160246358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'A SELECTIVELY POWERED LAYERED NETWORK AND A METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/024443
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7572
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15024443
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/024443 | Selectively powered layered network and a method thereof | Sep 26, 2013 | Issued |
Array
(
[id] => 13767303
[patent_doc_number] => 10175993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => Device configuration prior to initialization of a system
[patent_app_type] => utility
[patent_app_number] => 15/024475
[patent_app_country] => US
[patent_app_date] => 2013-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6735
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15024475
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/024475 | Device configuration prior to initialization of a system | Sep 25, 2013 | Issued |
Array
(
[id] => 9271048
[patent_doc_number] => 20140025966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'INFORMATION PROCESSING SYSTEM, SYSTEM MANAGEMENT APPARATUS, AND INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/035480
[patent_app_country] => US
[patent_app_date] => 2013-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 9891
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14035480
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/035480 | INFORMATION PROCESSING SYSTEM, SYSTEM MANAGEMENT APPARATUS, AND INTEGRATED CIRCUIT | Sep 23, 2013 | Abandoned |
Array
(
[id] => 9745893
[patent_doc_number] => 20140281612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'MEASUREMENT OF PERFORMANCE SCALABILITY IN A MICROPROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 13/844815
[patent_app_country] => US
[patent_app_date] => 2013-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6401
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13844815
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/844815 | Measurement of performance scalability in a microprocessor | Mar 15, 2013 | Issued |
Array
(
[id] => 9745907
[patent_doc_number] => 20140281626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'PHY Based Wake Up From Low Power Mode Operation'
[patent_app_type] => utility
[patent_app_number] => 13/844580
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6614
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13844580
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/844580 | PHY based wake up from low power mode operation | Mar 14, 2013 | Issued |
Array
(
[id] => 9745754
[patent_doc_number] => 20140281473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Minimizing Switchover Time In A Hot Swappable Program Memory'
[patent_app_type] => utility
[patent_app_number] => 13/844368
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2429
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13844368
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/844368 | Minimizing switchover time in a hot swappable program memory | Mar 14, 2013 | Issued |
Array
(
[id] => 9745726
[patent_doc_number] => 20140281445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'PROCESSOR HAVING FREQUENCY OF OPERATION INFORMATION FOR GUARANTEED OPERATION UNDER HIGH TEMPERATURE EVENTS'
[patent_app_type] => utility
[patent_app_number] => 13/843855
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13843855
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/843855 | Processor having frequency of operation information for guaranteed operation under high temperature events | Mar 14, 2013 | Issued |
Array
(
[id] => 10194467
[patent_doc_number] => 09223376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => 'Managing electrical current in a portable computing device when two or more communications overlap in drawing power during a transmission'
[patent_app_type] => utility
[patent_app_number] => 13/844204
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 15072
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13844204
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/844204 | Managing electrical current in a portable computing device when two or more communications overlap in drawing power during a transmission | Mar 14, 2013 | Issued |
Array
(
[id] => 9745906
[patent_doc_number] => 20140281625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Storing System Data During Low Power Mode Operation'
[patent_app_type] => utility
[patent_app_number] => 13/844392
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8149
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13844392
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/844392 | Volatile memory storing system data during low power mode operation and monitoring the voltage supplied to the memory during low power mode | Mar 14, 2013 | Issued |
Array
(
[id] => 13281497
[patent_doc_number] => 10152333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-11
[patent_title] => Network boot system
[patent_app_type] => utility
[patent_app_number] => 14/240664
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3890
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14240664
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/240664 | Network boot system | Feb 25, 2013 | Issued |
Array
(
[id] => 9006203
[patent_doc_number] => 20130227328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'MASSIVELY PARALLEL COMPUTER, AND METHOD AND PROGRAM FOR SYNCHRONIZATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/775356
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8561
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775356
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775356 | MASSIVELY PARALLEL COMPUTER, AND METHOD AND PROGRAM FOR SYNCHRONIZATION THEREOF | Feb 24, 2013 | Abandoned |
Array
(
[id] => 11830369
[patent_doc_number] => 09727110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-08
[patent_title] => 'Optimized power over ethernet power distribution system'
[patent_app_type] => utility
[patent_app_number] => 13/776420
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7787
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776420
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776420 | Optimized power over ethernet power distribution system | Feb 24, 2013 | Issued |
Array
(
[id] => 10501711
[patent_doc_number] => 09230112
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-05
[patent_title] => 'Secured booting of a field programmable system-on-chip including authentication of a first stage boot loader to mitigate against differential power analysis'
[patent_app_type] => utility
[patent_app_number] => 13/775151
[patent_app_country] => US
[patent_app_date] => 2013-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 16036
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775151
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775151 | Secured booting of a field programmable system-on-chip including authentication of a first stage boot loader to mitigate against differential power analysis | Feb 22, 2013 | Issued |
Array
(
[id] => 11410707
[patent_doc_number] => 09558012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-31
[patent_title] => 'System boot with external media'
[patent_app_type] => utility
[patent_app_number] => 13/772498
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7920
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13772498
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/772498 | System boot with external media | Feb 20, 2013 | Issued |
Array
(
[id] => 9056864
[patent_doc_number] => 20130254578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'COMPUTING DEVICE AND METHOD FOR MANAGING SERVERS IN DATA CENTER'
[patent_app_type] => utility
[patent_app_number] => 13/770766
[patent_app_country] => US
[patent_app_date] => 2013-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1822
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13770766
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/770766 | COMPUTING DEVICE AND METHOD FOR MANAGING SERVERS IN DATA CENTER | Feb 18, 2013 | Abandoned |