| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 9056861
[patent_doc_number] => 20130254575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'ELECTRONIC DEVICE HAVING MEMORIES AND METHOD FOR MANAGING MEMORIES THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/592362
[patent_app_country] => US
[patent_app_date] => 2012-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1911
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13592362
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/592362 | ELECTRONIC DEVICE HAVING MEMORIES AND METHOD FOR MANAGING MEMORIES THEREOF | Aug 22, 2012 | Abandoned |
Array
(
[id] => 9225006
[patent_doc_number] => 20140019781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-16
[patent_title] => 'SYSTEM FOR PROTECTING POWER SUPPLY CIRCUIT OF CENTRAL PROCESSING UNIT'
[patent_app_type] => utility
[patent_app_number] => 13/592426
[patent_app_country] => US
[patent_app_date] => 2012-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1405
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13592426
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/592426 | SYSTEM FOR PROTECTING POWER SUPPLY CIRCUIT OF CENTRAL PROCESSING UNIT | Aug 22, 2012 | Abandoned |
Array
(
[id] => 8918089
[patent_doc_number] => 20130179714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'BACKUP POWER SUPPLY CIRCUIT AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/591316
[patent_app_country] => US
[patent_app_date] => 2012-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1072
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13591316
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/591316 | BACKUP POWER SUPPLY CIRCUIT AND METHOD | Aug 21, 2012 | Abandoned |
Array
(
[id] => 8608630
[patent_doc_number] => 20130013942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'Information Processing Device and Method for Controlling Information Processing Device'
[patent_app_type] => utility
[patent_app_number] => 13/541779
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7123
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541779
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541779 | System and method to control operations of an information processing device upon detecting an open or closed state of battery lid and remaining battery charge | Jul 4, 2012 | Issued |
Array
(
[id] => 9096480
[patent_doc_number] => 20130275791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'Method and System for Tracking and Selecting Optimal Power Conserving Modes of a PCD'
[patent_app_type] => utility
[patent_app_number] => 13/542025
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 16606
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13542025
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/542025 | Method and System for Tracking and Selecting Optimal Power Conserving Modes of a PCD | Jul 4, 2012 | Abandoned |
Array
(
[id] => 9885974
[patent_doc_number] => 08972759
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Adaptive thermal management in a portable computing device including monitoring a temperature signal and holding a performance level during a penalty period'
[patent_app_type] => utility
[patent_app_number] => 13/537315
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11995
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 403
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537315
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537315 | Adaptive thermal management in a portable computing device including monitoring a temperature signal and holding a performance level during a penalty period | Jun 28, 2012 | Issued |
Array
(
[id] => 9967875
[patent_doc_number] => 09015510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'Optimizing energy efficiency using device idle duration information and latency tolerance based on a pre-wake configuration of a platform associated to the device'
[patent_app_type] => utility
[patent_app_number] => 13/537260
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4868
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537260
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537260 | Optimizing energy efficiency using device idle duration information and latency tolerance based on a pre-wake configuration of a platform associated to the device | Jun 28, 2012 | Issued |
Array
(
[id] => 10549955
[patent_doc_number] => 09274580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Voltage regulator supplying power exclusively to a non-core region of a processor having a supply capability threshold'
[patent_app_type] => utility
[patent_app_number] => 13/537319
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2508
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537319
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537319 | Voltage regulator supplying power exclusively to a non-core region of a processor having a supply capability threshold | Jun 28, 2012 | Issued |
Array
(
[id] => 9207663
[patent_doc_number] => 20140006840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'DATA INTERFACE SLEEP MODE LOGIC'
[patent_app_type] => utility
[patent_app_number] => 13/537602
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5665
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537602
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537602 | Data interface sleep mode logic | Jun 28, 2012 | Issued |
Array
(
[id] => 10137283
[patent_doc_number] => 09170602
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-10-27
[patent_title] => 'Calibrating a high-speed clock signal generated using a processor internal to the electronic authentication device without using a crystal oscillator'
[patent_app_type] => utility
[patent_app_number] => 13/536901
[patent_app_country] => US
[patent_app_date] => 2012-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13536901
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/536901 | Calibrating a high-speed clock signal generated using a processor internal to the electronic authentication device without using a crystal oscillator | Jun 27, 2012 | Issued |
Array
(
[id] => 8613803
[patent_doc_number] => 20130019115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'IMAGE FORMING APPARATUS AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/491636
[patent_app_country] => US
[patent_app_date] => 2012-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7667
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13491636
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/491636 | IMAGE FORMING APPARATUS AND CONTROL METHOD | Jun 7, 2012 | Abandoned |
Array
(
[id] => 9193439
[patent_doc_number] => 20130332754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'DATA STORAGE SYSTEM ENERGY AUDIT'
[patent_app_type] => utility
[patent_app_number] => 13/490669
[patent_app_country] => US
[patent_app_date] => 2012-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6132
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13490669
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/490669 | DATA STORAGE SYSTEM ENERGY AUDIT | Jun 6, 2012 | Abandoned |
Array
(
[id] => 8568742
[patent_doc_number] => 20120331313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'IMAGE FORMING APPARATUS, POWER SUPPLY CONTROL METHOD, AND COMPUTER-READABLE STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/489569
[patent_app_country] => US
[patent_app_date] => 2012-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8746
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13489569
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/489569 | IMAGE FORMING APPARATUS, POWER SUPPLY CONTROL METHOD, AND COMPUTER-READABLE STORAGE MEDIUM | Jun 5, 2012 | Abandoned |
Array
(
[id] => 9193433
[patent_doc_number] => 20130332748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'Bi-Modal Power Delivery Scheme for Integrated Circuits that Enables Fine Grain Power Management for Multiple Functional Blocks on a Single Die'
[patent_app_type] => utility
[patent_app_number] => 13/489859
[patent_app_country] => US
[patent_app_date] => 2012-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6108
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13489859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/489859 | Bi-modal power delivery scheme for an integrated circuit comprising multiple functional blocks on a single die to achieve desired average throughput for the integrated circuit | Jun 5, 2012 | Issued |
Array
(
[id] => 9826049
[patent_doc_number] => 08935545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Power generator in a computer apparatus generating a power stable signal according to a received power pulse signal'
[patent_app_type] => utility
[patent_app_number] => 13/477061
[patent_app_country] => US
[patent_app_date] => 2012-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2680
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13477061
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/477061 | Power generator in a computer apparatus generating a power stable signal according to a received power pulse signal | May 21, 2012 | Issued |
Array
(
[id] => 8504538
[patent_doc_number] => 20120303946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'METHOD AND APPARATUS FOR EMBEDDED SYSTEMS REPROGRAMMING'
[patent_app_type] => utility
[patent_app_number] => 13/476660
[patent_app_country] => US
[patent_app_date] => 2012-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4155
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13476660
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/476660 | Device for reprogramming an embedded system to allow the system to return to an initial embedded system information or a reprogrammed embedded system information | May 20, 2012 | Issued |
Array
(
[id] => 9163522
[patent_doc_number] => 20130311799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'WEIGHTED CONTROL IN A VOLTAGE SCALING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/474720
[patent_app_country] => US
[patent_app_date] => 2012-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 30705
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13474720
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/474720 | Weighted control in a voltage scaling system | May 17, 2012 | Issued |
Array
(
[id] => 8816538
[patent_doc_number] => 20130117582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'OFFLINE COMMUNICATION IN A VOLTAGE SCALING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/474719
[patent_app_country] => US
[patent_app_date] => 2012-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 30733
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13474719
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/474719 | OFFLINE COMMUNICATION IN A VOLTAGE SCALING SYSTEM | May 17, 2012 | Abandoned |
Array
(
[id] => 9341513
[patent_doc_number] => 20140068297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'STATE CONTROL METHOD AND APPARATUS AND PORTABLE TERMINAL'
[patent_app_type] => utility
[patent_app_number] => 14/115195
[patent_app_country] => US
[patent_app_date] => 2012-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 14033
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14115195
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/115195 | State control method and apparatus and portable terminal | May 2, 2012 | Issued |
Array
(
[id] => 9163527
[patent_doc_number] => 20130311804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'MASTER SLAVE QPI PROTOCOL FOR COORDINATED IDLE POWER MANAGEMENT IN GLUELESS AND CLUSTERED SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/994294
[patent_app_country] => US
[patent_app_date] => 2012-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8176
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13994294
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/994294 | MASTER SLAVE QPI PROTOCOL FOR COORDINATED IDLE POWER MANAGEMENT IN GLUELESS AND CLUSTERED SYSTEMS | Apr 29, 2012 | Abandoned |