Lee D Wilson

Array ( [id] => 3114164 [patent_doc_number] => 05448517 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Electrically programmable nonvolatile semiconductor memory device with NAND cell structure' [patent_app_type] => 1 [patent_app_number] => 8/288219 [patent_app_country] => US [patent_app_date] => 1994-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 13546 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/448/05448517.pdf [firstpage_image] =>[orig_patent_app_number] => 288219 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422136 [patent_doc_number] => 05444659 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Semiconductor memory device having means for monitoring bias voltage' [patent_app_type] => 1 [patent_app_number] => 8/288221 [patent_app_country] => US [patent_app_date] => 1994-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1875 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444659.pdf [firstpage_image] =>[orig_patent_app_number] => 288221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3436971 [patent_doc_number] => 05455784 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'Associative memory device with small memory cells selectively storing data bits and don\'t care bits' [patent_app_type] => 1 [patent_app_number] => 8/288190 [patent_app_country] => US [patent_app_date] => 1994-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 10841 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 502 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455784.pdf [firstpage_image] =>[orig_patent_app_number] => 288190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467405 [patent_doc_number] => 05473568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Read write memory with negative feedback-controlled dummy memory circuit' [patent_app_type] => 1 [patent_app_number] => 8/287243 [patent_app_country] => US [patent_app_date] => 1994-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2561 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473568.pdf [firstpage_image] =>[orig_patent_app_number] => 287243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3574424 [patent_doc_number] => 05483495 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Semiconductor memory device having dummy digit lines' [patent_app_type] => 1 [patent_app_number] => 8/285291 [patent_app_country] => US [patent_app_date] => 1994-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2374 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483495.pdf [firstpage_image] =>[orig_patent_app_number] => 285291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467419 [patent_doc_number] => 05473569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Method for operating a flash memory' [patent_app_type] => 1 [patent_app_number] => 8/283431 [patent_app_country] => US [patent_app_date] => 1994-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3311 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473569.pdf [firstpage_image] =>[orig_patent_app_number] => 283431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3515410 [patent_doc_number] => 05515311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => 'Method of driving ferroelectric memory' [patent_app_type] => 1 [patent_app_number] => 8/278892 [patent_app_country] => US [patent_app_date] => 1994-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 25 [patent_no_of_words] => 5000 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/515/05515311.pdf [firstpage_image] =>[orig_patent_app_number] => 278892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3452384 [patent_doc_number] => 05467314 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-14 [patent_title] => 'Method of testing an address multiplexed dynamic RAM' [patent_app_type] => 1 [patent_app_number] => 8/277430 [patent_app_country] => US [patent_app_date] => 1994-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5547 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/467/05467314.pdf [firstpage_image] =>[orig_patent_app_number] => 277430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3120505 [patent_doc_number] => 05465232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-07 [patent_title] => 'Sense circuit for tracking charge transfer through access transistors in a dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/275890 [patent_app_country] => US [patent_app_date] => 1994-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1504 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/465/05465232.pdf [firstpage_image] =>[orig_patent_app_number] => 275890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3135659 [patent_doc_number] => 05436869 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'Memory controller which can carry out a high speed access when supplied with input addresses with a time interval left between the input addresses having the same row address' [patent_app_type] => 1 [patent_app_number] => 8/271640 [patent_app_country] => US [patent_app_date] => 1994-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4016 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 435 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/436/05436869.pdf [firstpage_image] =>[orig_patent_app_number] => 271640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3525288 [patent_doc_number] => 05487036 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-23 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/268580 [patent_app_country] => US [patent_app_date] => 1994-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 78 [patent_figures_cnt] => 111 [patent_no_of_words] => 45957 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/487/05487036.pdf [firstpage_image] =>[orig_patent_app_number] => 268580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3428083 [patent_doc_number] => 05434824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Semiconductor memory device with reduced power consumption and reliable read mode operation' [patent_app_type] => 1 [patent_app_number] => 8/268573 [patent_app_country] => US [patent_app_date] => 1994-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 30 [patent_no_of_words] => 5223 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434824.pdf [firstpage_image] =>[orig_patent_app_number] => 268573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526848 [patent_doc_number] => 05576991 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-19 [patent_title] => 'Multistepped threshold convergence for a flash memory array' [patent_app_type] => 1 [patent_app_number] => 8/269540 [patent_app_country] => US [patent_app_date] => 1994-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3878 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/576/05576991.pdf [firstpage_image] =>[orig_patent_app_number] => 269540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530367 [patent_doc_number] => 05490109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Method and apparatus for preventing over-erasure of flash EEPROM memory devices' [patent_app_type] => 1 [patent_app_number] => 8/267472 [patent_app_country] => US [patent_app_date] => 1994-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5843 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490109.pdf [firstpage_image] =>[orig_patent_app_number] => 267472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3629707 [patent_doc_number] => 05642321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'Voltage level detection circuit' [patent_app_type] => 1 [patent_app_number] => 8/258640 [patent_app_country] => US [patent_app_date] => 1994-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2116 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/642/05642321.pdf [firstpage_image] =>[orig_patent_app_number] => 258640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3424978 [patent_doc_number] => 05453955 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-26 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/255904 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 7707 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/453/05453955.pdf [firstpage_image] =>[orig_patent_app_number] => 255904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422220 [patent_doc_number] => 05444665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/254416 [patent_app_country] => US [patent_app_date] => 1994-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 10015 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444665.pdf [firstpage_image] =>[orig_patent_app_number] => 254416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3418188 [patent_doc_number] => 05438546 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-01 [patent_title] => 'Programmable redundancy scheme suitable for single-bit state and multibit state nonvolatile memories' [patent_app_type] => 1 [patent_app_number] => 8/252682 [patent_app_country] => US [patent_app_date] => 1994-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7475 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/438/05438546.pdf [firstpage_image] =>[orig_patent_app_number] => 252682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3492537 [patent_doc_number] => 05446690 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Semiconductor nonvolatile memory device' [patent_app_type] => 1 [patent_app_number] => 8/249383 [patent_app_country] => US [patent_app_date] => 1994-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 24 [patent_no_of_words] => 8627 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/446/05446690.pdf [firstpage_image] =>[orig_patent_app_number] => 249383 [rel_patent_id] =>[rel_patent_doc_number] =>)