Lee D Wilson

Array ( [id] => 3468529 [patent_doc_number] => 05383156 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-17 [patent_title] => 'Semiconductor device for permitting easy external detection of use of redundant circuit and semiconductor memory device therefore' [patent_app_type] => 1 [patent_app_number] => 8/136841 [patent_app_country] => US [patent_app_date] => 1993-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 6555 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/383/05383156.pdf [firstpage_image] =>[orig_patent_app_number] => 136841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3432647 [patent_doc_number] => 05459686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-17 [patent_title] => 'Multiple level random access memory' [patent_app_type] => 1 [patent_app_number] => 8/136161 [patent_app_country] => US [patent_app_date] => 1993-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 23 [patent_no_of_words] => 7057 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/459/05459686.pdf [firstpage_image] =>[orig_patent_app_number] => 136161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3451611 [patent_doc_number] => 05398211 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-14 [patent_title] => 'Structure and method for providing prioritized arbitration in a dual port memory' [patent_app_type] => 1 [patent_app_number] => 8/136781 [patent_app_country] => US [patent_app_date] => 1993-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2545 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/398/05398211.pdf [firstpage_image] =>[orig_patent_app_number] => 136781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122725 [patent_doc_number] => 05414654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-09 [patent_title] => 'Driving circuit of a ferroelectric memory device and a method for driving the same' [patent_app_type] => 1 [patent_app_number] => 8/133253 [patent_app_country] => US [patent_app_date] => 1993-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7631 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/414/05414654.pdf [firstpage_image] =>[orig_patent_app_number] => 133253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3466575 [patent_doc_number] => 05402371 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-28 [patent_title] => 'Method of writing data into and erasing the same from semiconductor nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 8/132952 [patent_app_country] => US [patent_app_date] => 1993-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3711 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/402/05402371.pdf [firstpage_image] =>[orig_patent_app_number] => 132952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122709 [patent_doc_number] => 05414653 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-09 [patent_title] => 'Non-volatile random access memory having a high load device' [patent_app_type] => 1 [patent_app_number] => 8/132292 [patent_app_country] => US [patent_app_date] => 1993-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 25 [patent_no_of_words] => 3986 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/414/05414653.pdf [firstpage_image] =>[orig_patent_app_number] => 132292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130902 [patent_doc_number] => 05384735 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Data output buffer of a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/130131 [patent_app_country] => US [patent_app_date] => 1993-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2419 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384735.pdf [firstpage_image] =>[orig_patent_app_number] => 130131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3131188 [patent_doc_number] => 05384750 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Data output buffer of a synchronous semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/130130 [patent_app_country] => US [patent_app_date] => 1993-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 4439 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384750.pdf [firstpage_image] =>[orig_patent_app_number] => 130130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3118377 [patent_doc_number] => 05408432 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/130452 [patent_app_country] => US [patent_app_date] => 1993-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3006 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408432.pdf [firstpage_image] =>[orig_patent_app_number] => 130452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491591 [patent_doc_number] => 05406526 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Dynamic random access memory device having sense amplifier arrays selectively activated when associated memory cell sub-arrays are accessed' [patent_app_type] => 1 [patent_app_number] => 8/129363 [patent_app_country] => US [patent_app_date] => 1993-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 14993 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 549 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/406/05406526.pdf [firstpage_image] =>[orig_patent_app_number] => 129363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3046523 [patent_doc_number] => 05373474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Semiconductor integrated circuit device with power consumption reducing arrangement' [patent_app_type] => 1 [patent_app_number] => 8/124582 [patent_app_country] => US [patent_app_date] => 1993-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5980 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/373/05373474.pdf [firstpage_image] =>[orig_patent_app_number] => 124582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3435639 [patent_doc_number] => 05404337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-04 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/124001 [patent_app_country] => US [patent_app_date] => 1993-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 36 [patent_no_of_words] => 13554 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/404/05404337.pdf [firstpage_image] =>[orig_patent_app_number] => 124001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491514 [patent_doc_number] => 05406520 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Universal modular memory' [patent_app_type] => 1 [patent_app_number] => 8/123389 [patent_app_country] => US [patent_app_date] => 1993-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3088 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/406/05406520.pdf [firstpage_image] =>[orig_patent_app_number] => 123389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049744 [patent_doc_number] => 05377157 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Multiport memory' [patent_app_type] => 1 [patent_app_number] => 8/121513 [patent_app_country] => US [patent_app_date] => 1993-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2572 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377157.pdf [firstpage_image] =>[orig_patent_app_number] => 121513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122848 [patent_doc_number] => 05414661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/117252 [patent_app_country] => US [patent_app_date] => 1993-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3928 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/414/05414661.pdf [firstpage_image] =>[orig_patent_app_number] => 117252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124899 [patent_doc_number] => 05396464 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Semiconductor memory with inverted write-back capability and method of testing a memory using inverted write-back' [patent_app_type] => 1 [patent_app_number] => 8/116001 [patent_app_country] => US [patent_app_date] => 1993-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 8926 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396464.pdf [firstpage_image] =>[orig_patent_app_number] => 116001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566098 [patent_doc_number] => 05544111 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Programming process for integrated memory, particularly for a smart card' [patent_app_type] => 1 [patent_app_number] => 8/108740 [patent_app_country] => US [patent_app_date] => 1993-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1378 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544111.pdf [firstpage_image] =>[orig_patent_app_number] => 108740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3060011 [patent_doc_number] => 05305272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'Sense amplifier circuit' [patent_app_type] => 1 [patent_app_number] => 8/111738 [patent_app_country] => US [patent_app_date] => 1993-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4329 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 373 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/305/05305272.pdf [firstpage_image] =>[orig_patent_app_number] => 111738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491476 [patent_doc_number] => 05406517 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Distributed negative gate power supply' [patent_app_type] => 1 [patent_app_number] => 8/109881 [patent_app_country] => US [patent_app_date] => 1993-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 6854 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/406/05406517.pdf [firstpage_image] =>[orig_patent_app_number] => 109881 [rel_patent_id] =>[rel_patent_doc_number] =>)