Lee D. Wilson

Array ( [id] => 6426077 [patent_doc_number] => 20020184565 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Method for coexistence and cooperation between system firmware and debug code' [patent_app_type] => new [patent_app_number] => 09/873850 [patent_app_country] => US [patent_app_date] => 2001-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1922 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20020184565.pdf [firstpage_image] =>[orig_patent_app_number] => 09873850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1088741 [patent_doc_number] => 06832336 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-14 [patent_title] => 'Method and apparatus for maintaining consistent data' [patent_app_type] => B2 [patent_app_number] => 09/873039 [patent_app_country] => US [patent_app_date] => 2001-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1739 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/832/06832336.pdf [firstpage_image] =>[orig_patent_app_number] => 09873039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6426124 [patent_doc_number] => 20020184571 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'System and method for effecting recovery of a network' [patent_app_type] => new [patent_app_number] => 09/871768 [patent_app_country] => US [patent_app_date] => 2001-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 9821 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20020184571.pdf [firstpage_image] =>[orig_patent_app_number] => 09871768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183779 [patent_doc_number] => 06751750 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-15 [patent_title] => 'Method to protect and recover a write ahead log from interruptions' [patent_app_type] => B1 [patent_app_number] => 09/872643 [patent_app_country] => US [patent_app_date] => 2001-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 5214 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/751/06751750.pdf [firstpage_image] =>[orig_patent_app_number] => 09872643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6426154 [patent_doc_number] => 20020184574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Power loss memory back-up' [patent_app_type] => new [patent_app_number] => 09/872872 [patent_app_country] => US [patent_app_date] => 2001-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1303 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20020184574.pdf [firstpage_image] =>[orig_patent_app_number] => 09872872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1040063 [patent_doc_number] => 06874099 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-29 [patent_title] => 'Method and software for testing and performance monitoring' [patent_app_type] => utility [patent_app_number] => 09/871304 [patent_app_country] => US [patent_app_date] => 2001-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 9241 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/874/06874099.pdf [firstpage_image] =>[orig_patent_app_number] => 09871304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6461311 [patent_doc_number] => 20020178403 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Method and apparatus for increasing the effectiveness of system debug and analysis' [patent_app_type] => new [patent_app_number] => 09/864114 [patent_app_country] => US [patent_app_date] => 2001-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10363 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20020178403.pdf [firstpage_image] =>[orig_patent_app_number] => 09864114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6115634 [patent_doc_number] => 20020174382 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Multiple level built-in self-test controller and mehod therefor' [patent_app_type] => new [patent_app_number] => 09/859324 [patent_app_country] => US [patent_app_date] => 2001-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5774 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20020174382.pdf [firstpage_image] =>[orig_patent_app_number] => 09859324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6226685 [patent_doc_number] => 20020004866 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-10 [patent_title] => 'Hardware method to reduce CPU code latency' [patent_app_type] => new [patent_app_number] => 09/851594 [patent_app_country] => US [patent_app_date] => 2001-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3169 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20020004866.pdf [firstpage_image] =>[orig_patent_app_number] => 09851594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1088723 [patent_doc_number] => 06832331 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-14 [patent_title] => 'Fault tolerant mastership system and method' [patent_app_type] => B1 [patent_app_number] => 09/788108 [patent_app_country] => US [patent_app_date] => 2001-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3110 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/832/06832331.pdf [firstpage_image] =>[orig_patent_app_number] => 09788108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5926771 [patent_doc_number] => 20020116663 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'Data processing system with on-chip FIFO for storing debug information and method therefor' [patent_app_type] => new [patent_app_number] => 09/788815 [patent_app_country] => US [patent_app_date] => 2001-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3252 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20020116663.pdf [firstpage_image] =>[orig_patent_app_number] => 09788815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6883331 [patent_doc_number] => 20010049803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-06 [patent_title] => 'Microprocessor internally provided with test circuit' [patent_app_type] => new [patent_app_number] => 09/785466 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 13126 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20010049803.pdf [firstpage_image] =>[orig_patent_app_number] => 09785466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5926763 [patent_doc_number] => 20020116660 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'RAID system having channel capacity unaffected by any single component failure' [patent_app_type] => new [patent_app_number] => 09/785282 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4730 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20020116660.pdf [firstpage_image] =>[orig_patent_app_number] => 09785282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5861393 [patent_doc_number] => 20020124203 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Method for utilizing DRAM memory' [patent_app_type] => new [patent_app_number] => 09/788834 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2761 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20020124203.pdf [firstpage_image] =>[orig_patent_app_number] => 09788834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5926801 [patent_doc_number] => 20020116665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'Method and apparatus for supporting software' [patent_app_type] => new [patent_app_number] => 09/785572 [patent_app_country] => US [patent_app_date] => 2001-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5810 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20020116665.pdf [firstpage_image] =>[orig_patent_app_number] => 09785572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7001832 [patent_doc_number] => 20010054165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Memory device having redundant cells' [patent_app_type] => new [patent_app_number] => 09/783554 [patent_app_country] => US [patent_app_date] => 2001-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7651 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20010054165.pdf [firstpage_image] =>[orig_patent_app_number] => 09783554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 774313 [patent_doc_number] => 07007205 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-28 [patent_title] => 'Method and apparatus for recording trace data in a microprocessor based integrated circuit' [patent_app_type] => utility [patent_app_number] => 09/788174 [patent_app_country] => US [patent_app_date] => 2001-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 4347 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/007/07007205.pdf [firstpage_image] =>[orig_patent_app_number] => 09788174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6883327 [patent_doc_number] => 20010049799 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-06 [patent_title] => 'Disk array device including a memory with backup power supply and method thereof' [patent_app_type] => new [patent_app_number] => 09/783528 [patent_app_country] => US [patent_app_date] => 2001-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7577 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20010049799.pdf [firstpage_image] =>[orig_patent_app_number] => 09783528 [rel_patent_id] =>[rel_patent_doc_number] =>)