Lee D Wilson
Examiner (ID: 175, Phone: (571)272-4499 , Office: P/3727 )
Most Active Art Unit | 3723 |
Art Unit(s) | 3203, 3723, 3727 |
Total Applications | 4059 |
Issued Applications | 3286 |
Pending Applications | 170 |
Abandoned Applications | 602 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 2451447
[patent_doc_number] => 04779231
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-10-18
[patent_title] => 'Gate array arrangement in complementary metal-oxide-semiconductor technology'
[patent_app_type] => 1
[patent_app_number] => 6/937502
[patent_app_country] => US
[patent_app_date] => 1986-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 3583
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/779/04779231.pdf
[firstpage_image] =>[orig_patent_app_number] => 937502
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/937502 | Gate array arrangement in complementary metal-oxide-semiconductor technology | Dec 2, 1986 | Issued |
06/930592 | APPLICATION-SPECIFIC RAM ARCHITECTURES | Nov 12, 1986 | Abandoned |
Array
(
[id] => 2432383
[patent_doc_number] => 04774691
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-27
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/929371
[patent_app_country] => US
[patent_app_date] => 1986-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5801
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/774/04774691.pdf
[firstpage_image] =>[orig_patent_app_number] => 929371
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/929371 | Semiconductor memory device | Nov 11, 1986 | Issued |
Array
(
[id] => 2511069
[patent_doc_number] => 04799193
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-17
[patent_title] => 'Semiconductor memory devices'
[patent_app_type] => 1
[patent_app_number] => 6/917042
[patent_app_country] => US
[patent_app_date] => 1986-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 26
[patent_no_of_words] => 6164
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/799/04799193.pdf
[firstpage_image] =>[orig_patent_app_number] => 917042
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/917042 | Semiconductor memory devices | Oct 8, 1986 | Issued |
Array
(
[id] => 2461021
[patent_doc_number] => 04760556
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-07-26
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/911431
[patent_app_country] => US
[patent_app_date] => 1986-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1624
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/760/04760556.pdf
[firstpage_image] =>[orig_patent_app_number] => 911431
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/911431 | Nonvolatile semiconductor memory device | Sep 24, 1986 | Issued |
Array
(
[id] => 2398265
[patent_doc_number] => 04754433
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-28
[patent_title] => 'Dynamic ram having multiplexed twin I/O line pairs'
[patent_app_type] => 1
[patent_app_number] => 6/908440
[patent_app_country] => US
[patent_app_date] => 1986-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4276
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/754/04754433.pdf
[firstpage_image] =>[orig_patent_app_number] => 908440
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/908440 | Dynamic ram having multiplexed twin I/O line pairs | Sep 15, 1986 | Issued |
Array
(
[id] => 2391226
[patent_doc_number] => 04789967
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-06
[patent_title] => 'Random access memory device with block reset'
[patent_app_type] => 1
[patent_app_number] => 6/908072
[patent_app_country] => US
[patent_app_date] => 1986-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 8812
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/789/04789967.pdf
[firstpage_image] =>[orig_patent_app_number] => 908072
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/908072 | Random access memory device with block reset | Sep 15, 1986 | Issued |
Array
(
[id] => 2418357
[patent_doc_number] => 04761766
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-02
[patent_title] => 'Read-write control for ECL memory'
[patent_app_type] => 1
[patent_app_number] => 6/906211
[patent_app_country] => US
[patent_app_date] => 1986-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2102
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/761/04761766.pdf
[firstpage_image] =>[orig_patent_app_number] => 906211
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/906211 | Read-write control for ECL memory | Sep 11, 1986 | Issued |
Array
(
[id] => 2396502
[patent_doc_number] => 04764897
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-16
[patent_title] => 'Semiconductor memory device employing normally-on type GaAs-MESFET transfer gates'
[patent_app_type] => 1
[patent_app_number] => 6/906250
[patent_app_country] => US
[patent_app_date] => 1986-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4764
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/764/04764897.pdf
[firstpage_image] =>[orig_patent_app_number] => 906250
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/906250 | Semiconductor memory device employing normally-on type GaAs-MESFET transfer gates | Sep 11, 1986 | Issued |
Array
(
[id] => 2427050
[patent_doc_number] => 04748593
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-05-31
[patent_title] => 'High speed nonvolatile memory cell'
[patent_app_type] => 1
[patent_app_number] => 6/904586
[patent_app_country] => US
[patent_app_date] => 1986-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3451
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/748/04748593.pdf
[firstpage_image] =>[orig_patent_app_number] => 904586
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/904586 | High speed nonvolatile memory cell | Sep 7, 1986 | Issued |
Array
(
[id] => 2456272
[patent_doc_number] => 04723226
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-02-02
[patent_title] => 'Video display system using serial/parallel access memories'
[patent_app_type] => 1
[patent_app_number] => 6/896295
[patent_app_country] => US
[patent_app_date] => 1986-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 27
[patent_no_of_words] => 8433
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 305
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/723/04723226.pdf
[firstpage_image] =>[orig_patent_app_number] => 896295
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/896295 | Video display system using serial/parallel access memories | Aug 11, 1986 | Issued |
Array
(
[id] => 2451376
[patent_doc_number] => 04779227
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-10-18
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/895641
[patent_app_country] => US
[patent_app_date] => 1986-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2101
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/779/04779227.pdf
[firstpage_image] =>[orig_patent_app_number] => 895641
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/895641 | Semiconductor memory device | Aug 11, 1986 | Issued |
Array
(
[id] => 2458453
[patent_doc_number] => 04758992
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-07-19
[patent_title] => 'Method and device for refreshing dynamic semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/895112
[patent_app_country] => US
[patent_app_date] => 1986-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 22
[patent_no_of_words] => 7109
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/758/04758992.pdf
[firstpage_image] =>[orig_patent_app_number] => 895112
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/895112 | Method and device for refreshing dynamic semiconductor memory device | Aug 10, 1986 | Issued |
Array
(
[id] => 2495639
[patent_doc_number] => 04821238
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-04-11
[patent_title] => 'Semiconductor memory device having test pattern generating circuit'
[patent_app_type] => 1
[patent_app_number] => 6/895091
[patent_app_country] => US
[patent_app_date] => 1986-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4953
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/821/04821238.pdf
[firstpage_image] =>[orig_patent_app_number] => 895091
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/895091 | Semiconductor memory device having test pattern generating circuit | Aug 10, 1986 | Issued |
Array
(
[id] => 2418416
[patent_doc_number] => 04761769
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-02
[patent_title] => 'MOS read-only memory device'
[patent_app_type] => 1
[patent_app_number] => 6/890482
[patent_app_country] => US
[patent_app_date] => 1986-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4010
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/761/04761769.pdf
[firstpage_image] =>[orig_patent_app_number] => 890482
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/890482 | MOS read-only memory device | Jul 28, 1986 | Issued |
Array
(
[id] => 2398247
[patent_doc_number] => 04754432
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-28
[patent_title] => 'Nonvolatile multiconfigurable circuit'
[patent_app_type] => 1
[patent_app_number] => 6/889543
[patent_app_country] => US
[patent_app_date] => 1986-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3398
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/754/04754432.pdf
[firstpage_image] =>[orig_patent_app_number] => 889543
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/889543 | Nonvolatile multiconfigurable circuit | Jul 24, 1986 | Issued |
Array
(
[id] => 2430876
[patent_doc_number] => 04780845
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-10-25
[patent_title] => 'High density, dynamic, content-addressable memory cell'
[patent_app_type] => 1
[patent_app_number] => 6/889545
[patent_app_country] => US
[patent_app_date] => 1986-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2351
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/780/04780845.pdf
[firstpage_image] =>[orig_patent_app_number] => 889545
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/889545 | High density, dynamic, content-addressable memory cell | Jul 22, 1986 | Issued |
Array
(
[id] => 2401861
[patent_doc_number] => 04769787
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-06
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/888072
[patent_app_country] => US
[patent_app_date] => 1986-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 9940
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/769/04769787.pdf
[firstpage_image] =>[orig_patent_app_number] => 888072
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/888072 | Semiconductor memory device | Jul 21, 1986 | Issued |
06/884565 | PULL-UP CIRCUIT FOR HIGH IMPEDANCE WORD LINES | Jul 10, 1986 | Abandoned |
Array
(
[id] => 2517801
[patent_doc_number] => 04796229
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-03
[patent_title] => 'Writable logic array'
[patent_app_type] => 1
[patent_app_number] => 6/883415
[patent_app_country] => US
[patent_app_date] => 1986-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2349
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/796/04796229.pdf
[firstpage_image] =>[orig_patent_app_number] => 883415
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/883415 | Writable logic array | Jul 7, 1986 | Issued |