Lee D Wilson
Examiner (ID: 175, Phone: (571)272-4499 , Office: P/3727 )
Most Active Art Unit | 3723 |
Art Unit(s) | 3203, 3723, 3727 |
Total Applications | 4059 |
Issued Applications | 3286 |
Pending Applications | 170 |
Abandoned Applications | 602 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 2227000
[patent_doc_number] => 04610000
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-09-02
[patent_title] => 'ROM/RAM/ROM patch memory circuit'
[patent_app_type] => 1
[patent_app_number] => 6/663926
[patent_app_country] => US
[patent_app_date] => 1984-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3276
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/610/04610000.pdf
[firstpage_image] =>[orig_patent_app_number] => 663926
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/663926 | ROM/RAM/ROM patch memory circuit | Oct 22, 1984 | Issued |
Array
(
[id] => 2397963
[patent_doc_number] => 04663741
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-05-05
[patent_title] => 'Strobed access semiconductor memory system'
[patent_app_type] => 1
[patent_app_number] => 6/661531
[patent_app_country] => US
[patent_app_date] => 1984-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4675
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/663/04663741.pdf
[firstpage_image] =>[orig_patent_app_number] => 661531
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/661531 | Strobed access semiconductor memory system | Oct 15, 1984 | Issued |
Array
(
[id] => 2317964
[patent_doc_number] => 04646268
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-02-24
[patent_title] => 'Semiconductor bipolar memory device operating in high speed'
[patent_app_type] => 1
[patent_app_number] => 6/661206
[patent_app_country] => US
[patent_app_date] => 1984-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6140
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/646/04646268.pdf
[firstpage_image] =>[orig_patent_app_number] => 661206
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/661206 | Semiconductor bipolar memory device operating in high speed | Oct 14, 1984 | Issued |
Array
(
[id] => 2274355
[patent_doc_number] => 04630238
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-12-16
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/659191
[patent_app_country] => US
[patent_app_date] => 1984-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 34
[patent_no_of_words] => 21666
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/630/04630238.pdf
[firstpage_image] =>[orig_patent_app_number] => 659191
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/659191 | Semiconductor memory device | Oct 8, 1984 | Issued |
Array
(
[id] => 2317920
[patent_doc_number] => 04646266
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-02-24
[patent_title] => 'Programmable semiconductor structures and methods for using the same'
[patent_app_type] => 1
[patent_app_number] => 6/655961
[patent_app_country] => US
[patent_app_date] => 1984-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 34
[patent_no_of_words] => 14433
[patent_no_of_claims] => 86
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/646/04646266.pdf
[firstpage_image] =>[orig_patent_app_number] => 655961
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/655961 | Programmable semiconductor structures and methods for using the same | Sep 27, 1984 | Issued |
Array
(
[id] => 2282803
[patent_doc_number] => 04611309
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-09-09
[patent_title] => 'Non-volatile dynamic RAM cell'
[patent_app_type] => 1
[patent_app_number] => 6/654332
[patent_app_country] => US
[patent_app_date] => 1984-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5382
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/611/04611309.pdf
[firstpage_image] =>[orig_patent_app_number] => 654332
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/654332 | Non-volatile dynamic RAM cell | Sep 23, 1984 | Issued |
Array
(
[id] => 2317984
[patent_doc_number] => 04646269
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-02-24
[patent_title] => 'Multiple programmable initialize words in a programmable read only memory'
[patent_app_type] => 1
[patent_app_number] => 6/652352
[patent_app_country] => US
[patent_app_date] => 1984-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2396
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/646/04646269.pdf
[firstpage_image] =>[orig_patent_app_number] => 652352
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/652352 | Multiple programmable initialize words in a programmable read only memory | Sep 17, 1984 | Issued |
Array
(
[id] => 2336878
[patent_doc_number] => 04635233
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-01-06
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/649296
[patent_app_country] => US
[patent_app_date] => 1984-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 13256
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/635/04635233.pdf
[firstpage_image] =>[orig_patent_app_number] => 649296
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/649296 | Semiconductor memory device | Sep 10, 1984 | Issued |
Array
(
[id] => 2331774
[patent_doc_number] => 04636985
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-01-13
[patent_title] => 'Semiconductor memory having charge transfer device voltage amplifier'
[patent_app_type] => 1
[patent_app_number] => 6/648361
[patent_app_country] => US
[patent_app_date] => 1984-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 63
[patent_no_of_words] => 13272
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/636/04636985.pdf
[firstpage_image] =>[orig_patent_app_number] => 648361
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/648361 | Semiconductor memory having charge transfer device voltage amplifier | Sep 6, 1984 | Issued |
Array
(
[id] => 2286668
[patent_doc_number] => 04620297
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-10-28
[patent_title] => 'Schmitt trigger based memory cell with assisted turn on'
[patent_app_type] => 1
[patent_app_number] => 6/646871
[patent_app_country] => US
[patent_app_date] => 1984-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 4030
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/620/04620297.pdf
[firstpage_image] =>[orig_patent_app_number] => 646871
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/646871 | Schmitt trigger based memory cell with assisted turn on | Aug 30, 1984 | Issued |
Array
(
[id] => 2351923
[patent_doc_number] => 04656613
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-04-07
[patent_title] => 'Semiconductor dynamic memory device with decoded active loads'
[patent_app_type] => 1
[patent_app_number] => 6/645580
[patent_app_country] => US
[patent_app_date] => 1984-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4397
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/656/04656613.pdf
[firstpage_image] =>[orig_patent_app_number] => 645580
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/645580 | Semiconductor dynamic memory device with decoded active loads | Aug 28, 1984 | Issued |
Array
(
[id] => 2331807
[patent_doc_number] => 04636987
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-01-13
[patent_title] => 'Semiconductor dynamic memory device with multiplexed sense amplifier and write-activated active loads'
[patent_app_type] => 1
[patent_app_number] => 6/645581
[patent_app_country] => US
[patent_app_date] => 1984-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4235
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/636/04636987.pdf
[firstpage_image] =>[orig_patent_app_number] => 645581
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/645581 | Semiconductor dynamic memory device with multiplexed sense amplifier and write-activated active loads | Aug 28, 1984 | Issued |
90/000612 | HOLD CIRCUIT FOR TELEPHONE SYSTEM | Aug 21, 1984 | Pending |
Array
(
[id] => 2282677
[patent_doc_number] => 04611300
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-09-09
[patent_title] => 'Digital delay line'
[patent_app_type] => 1
[patent_app_number] => 6/643316
[patent_app_country] => US
[patent_app_date] => 1984-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2083
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/611/04611300.pdf
[firstpage_image] =>[orig_patent_app_number] => 643316
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/643316 | Digital delay line | Aug 20, 1984 | Issued |
Array
(
[id] => 2230111
[patent_doc_number] => 04625298
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-11-25
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 6/641551
[patent_app_country] => US
[patent_app_date] => 1984-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3393
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/625/04625298.pdf
[firstpage_image] =>[orig_patent_app_number] => 641551
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/641551 | Semiconductor memory device | Aug 15, 1984 | Issued |
Array
(
[id] => 2227743
[patent_doc_number] => 04628487
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-12-09
[patent_title] => 'Dual slope, feedback controlled, EEPROM programming'
[patent_app_type] => 1
[patent_app_number] => 6/640721
[patent_app_country] => US
[patent_app_date] => 1984-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3130
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/628/04628487.pdf
[firstpage_image] =>[orig_patent_app_number] => 640721
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/640721 | Dual slope, feedback controlled, EEPROM programming | Aug 13, 1984 | Issued |
Array
(
[id] => 2347724
[patent_doc_number] => 04661930
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-04-28
[patent_title] => 'High speed testing of integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 6/636941
[patent_app_country] => US
[patent_app_date] => 1984-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4305
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/661/04661930.pdf
[firstpage_image] =>[orig_patent_app_number] => 636941
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/636941 | High speed testing of integrated circuit | Aug 1, 1984 | Issued |
Array
(
[id] => 2263420
[patent_doc_number] => 04618947
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-10-21
[patent_title] => 'Dynamic memory with improved address counter for serial modes'
[patent_app_type] => 1
[patent_app_number] => 6/634901
[patent_app_country] => US
[patent_app_date] => 1984-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6144
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/618/04618947.pdf
[firstpage_image] =>[orig_patent_app_number] => 634901
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/634901 | Dynamic memory with improved address counter for serial modes | Jul 25, 1984 | Issued |
Array
(
[id] => 2241453
[patent_doc_number] => 04597062
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-06-24
[patent_title] => 'Non-volatile semiconductor memory system'
[patent_app_type] => 1
[patent_app_number] => 6/630863
[patent_app_country] => US
[patent_app_date] => 1984-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 10699
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/597/04597062.pdf
[firstpage_image] =>[orig_patent_app_number] => 630863
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/630863 | Non-volatile semiconductor memory system | Jul 15, 1984 | Issued |
Array
(
[id] => 2274390
[patent_doc_number] => 04630240
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-12-16
[patent_title] => 'Dynamic memory with intermediate column derode'
[patent_app_type] => 1
[patent_app_number] => 6/626791
[patent_app_country] => US
[patent_app_date] => 1984-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4610
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/630/04630240.pdf
[firstpage_image] =>[orig_patent_app_number] => 626791
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/626791 | Dynamic memory with intermediate column derode | Jul 1, 1984 | Issued |