Lee D Wilson

Array ( [id] => 2247112 [patent_doc_number] => 04617646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-10-14 [patent_title] => 'Electric field gradient excited liquid crystal cell having bistability' [patent_app_type] => 1 [patent_app_number] => 6/626161 [patent_app_country] => US [patent_app_date] => 1984-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4433 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/617/04617646.pdf [firstpage_image] =>[orig_patent_app_number] => 626161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2282708 [patent_doc_number] => 04611302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-09-09 [patent_title] => 'Non-volatile data stores' [patent_app_type] => 1 [patent_app_number] => 6/626261 [patent_app_country] => US [patent_app_date] => 1984-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1320 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/611/04611302.pdf [firstpage_image] =>[orig_patent_app_number] => 626261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2299543 [patent_doc_number] => 04660174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-04-21 [patent_title] => 'Semiconductor memory device having divided regular circuits' [patent_app_type] => 1 [patent_app_number] => 6/625682 [patent_app_country] => US [patent_app_date] => 1984-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 4036 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/660/04660174.pdf [firstpage_image] =>[orig_patent_app_number] => 625682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2250551 [patent_doc_number] => 04613958 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-09-23 [patent_title] => 'Gate array chip' [patent_app_type] => 1 [patent_app_number] => 6/625426 [patent_app_country] => US [patent_app_date] => 1984-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2870 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/613/04613958.pdf [firstpage_image] =>[orig_patent_app_number] => 625426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2225819 [patent_doc_number] => 04578779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-03-25 [patent_title] => 'Voltage mode operation scheme for bipolar arrays' [patent_app_type] => 1 [patent_app_number] => 6/624486 [patent_app_country] => US [patent_app_date] => 1984-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 7246 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/578/04578779.pdf [firstpage_image] =>[orig_patent_app_number] => 624486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2225248 [patent_doc_number] => 04631705 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-23 [patent_title] => 'Semiconductor integrated circuit memory device' [patent_app_type] => 1 [patent_app_number] => 6/624072 [patent_app_country] => US [patent_app_date] => 1984-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4457 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/631/04631705.pdf [firstpage_image] =>[orig_patent_app_number] => 624072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2225685 [patent_doc_number] => 04594690 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-06-10 [patent_title] => 'Digital storage apparatus including sections exhibiting different access speeds' [patent_app_type] => 1 [patent_app_number] => 6/624316 [patent_app_country] => US [patent_app_date] => 1984-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3989 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/594/04594690.pdf [firstpage_image] =>[orig_patent_app_number] => 624316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2286686 [patent_doc_number] => 04602351 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-22 [patent_title] => 'Device for reading and writing IC-external storage cards' [patent_app_type] => 1 [patent_app_number] => 6/623736 [patent_app_country] => US [patent_app_date] => 1984-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 20 [patent_no_of_words] => 3617 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/602/04602351.pdf [firstpage_image] =>[orig_patent_app_number] => 623736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2226226 [patent_doc_number] => 04592023 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-27 [patent_title] => 'Latch for storing a data bit and a store incorporating said latch' [patent_app_type] => 1 [patent_app_number] => 6/623052 [patent_app_country] => US [patent_app_date] => 1984-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4881 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/592/04592023.pdf [firstpage_image] =>[orig_patent_app_number] => 623052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2218958 [patent_doc_number] => 04616339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-10-07 [patent_title] => 'Integrated circuit with improved programmable read-only memory' [patent_app_type] => 1 [patent_app_number] => 6/618006 [patent_app_country] => US [patent_app_date] => 1984-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4722 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/616/04616339.pdf [firstpage_image] =>[orig_patent_app_number] => 618006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2248859 [patent_doc_number] => 04577293 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-03-18 [patent_title] => 'Distributed, on-chip cache' [patent_app_type] => 1 [patent_app_number] => 6/616046 [patent_app_country] => US [patent_app_date] => 1984-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4538 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/577/04577293.pdf [firstpage_image] =>[orig_patent_app_number] => 616046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2257061 [patent_doc_number] => 04603403 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-29 [patent_title] => 'Data output circuit for dynamic memory device' [patent_app_type] => 1 [patent_app_number] => 6/610781 [patent_app_country] => US [patent_app_date] => 1984-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 51 [patent_no_of_words] => 7852 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/603/04603403.pdf [firstpage_image] =>[orig_patent_app_number] => 610781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2247730 [patent_doc_number] => 04622655 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-11-11 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 6/607026 [patent_app_country] => US [patent_app_date] => 1984-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4905 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 319 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/622/04622655.pdf [firstpage_image] =>[orig_patent_app_number] => 607026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2331239 [patent_doc_number] => 04680736 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-14 [patent_title] => 'Method for operating a user memory designed a non-volatile write-read memory, and arrangement for implementing the method' [patent_app_type] => 1 [patent_app_number] => 6/603146 [patent_app_country] => US [patent_app_date] => 1984-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7328 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/680/04680736.pdf [firstpage_image] =>[orig_patent_app_number] => 603146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2224964 [patent_doc_number] => 04596000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-06-17 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 6/602866 [patent_app_country] => US [patent_app_date] => 1984-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2273 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/596/04596000.pdf [firstpage_image] =>[orig_patent_app_number] => 602866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2226268 [patent_doc_number] => 04592025 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-27 [patent_title] => 'Information storing circuit using blown and unblown fuses' [patent_app_type] => 1 [patent_app_number] => 6/598742 [patent_app_country] => US [patent_app_date] => 1984-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 5543 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/592/04592025.pdf [firstpage_image] =>[orig_patent_app_number] => 598742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2282690 [patent_doc_number] => 04611301 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-09-09 [patent_title] => 'Read only memory' [patent_app_type] => 1 [patent_app_number] => 6/597351 [patent_app_country] => US [patent_app_date] => 1984-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 8762 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/611/04611301.pdf [firstpage_image] =>[orig_patent_app_number] => 597351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2263368 [patent_doc_number] => 04618944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-10-21 [patent_title] => 'Semiconductor memory having word line discharge current controller' [patent_app_type] => 1 [patent_app_number] => 6/594276 [patent_app_country] => US [patent_app_date] => 1984-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3785 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/618/04618944.pdf [firstpage_image] =>[orig_patent_app_number] => 594276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2292228 [patent_doc_number] => 04587639 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-06 [patent_title] => 'Static semiconductor memory device incorporating redundancy memory cells' [patent_app_type] => 1 [patent_app_number] => 6/593771 [patent_app_country] => US [patent_app_date] => 1984-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 29 [patent_no_of_words] => 2848 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/587/04587639.pdf [firstpage_image] =>[orig_patent_app_number] => 593771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2273006 [patent_doc_number] => 04612631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-09-16 [patent_title] => 'Static type semiconductor memory circuit' [patent_app_type] => 1 [patent_app_number] => 6/592796 [patent_app_country] => US [patent_app_date] => 1984-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 27 [patent_no_of_words] => 4971 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/612/04612631.pdf [firstpage_image] =>[orig_patent_app_number] => 592796 [rel_patent_id] =>[rel_patent_doc_number] =>)