Lee D Wilson

Array ( [id] => 3669313 [patent_doc_number] => 05592427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Semiconductor memory having a sense amplifier with load transistors having different load characteristics' [patent_app_type] => 1 [patent_app_number] => 8/463636 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 30 [patent_no_of_words] => 9569 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592427.pdf [firstpage_image] =>[orig_patent_app_number] => 463636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3617843 [patent_doc_number] => 05590074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/466732 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 78 [patent_figures_cnt] => 148 [patent_no_of_words] => 45950 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590074.pdf [firstpage_image] =>[orig_patent_app_number] => 466732 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3558078 [patent_doc_number] => 05546344 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Extended data output DRAM interface' [patent_app_type] => 1 [patent_app_number] => 8/466629 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4810 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546344.pdf [firstpage_image] =>[orig_patent_app_number] => 466629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633162 [patent_doc_number] => 05602778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Nonvolatile semiconductor memory device with a row redundancy circuit' [patent_app_type] => 1 [patent_app_number] => 8/468393 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 65 [patent_figures_cnt] => 69 [patent_no_of_words] => 34672 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602778.pdf [firstpage_image] =>[orig_patent_app_number] => 468393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3585287 [patent_doc_number] => 05523981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/467971 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 48 [patent_no_of_words] => 10013 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/523/05523981.pdf [firstpage_image] =>[orig_patent_app_number] => 467971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3502307 [patent_doc_number] => 05537356 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/465461 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 78 [patent_figures_cnt] => 111 [patent_no_of_words] => 45951 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537356.pdf [firstpage_image] =>[orig_patent_app_number] => 465461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3666996 [patent_doc_number] => 05659518 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-19 [patent_title] => 'Multi-port memory with multiple function access cycles and transfers with simultaneous random access' [patent_app_type] => 1 [patent_app_number] => 8/446335 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5646 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/659/05659518.pdf [firstpage_image] =>[orig_patent_app_number] => 446335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704508 [patent_doc_number] => 05596525 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Memory cell of nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/433071 [patent_app_country] => US [patent_app_date] => 1995-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 13549 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596525.pdf [firstpage_image] =>[orig_patent_app_number] => 433071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598637 [patent_doc_number] => 05517449 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Memory cell of nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/433072 [patent_app_country] => US [patent_app_date] => 1995-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 13549 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 28 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517449.pdf [firstpage_image] =>[orig_patent_app_number] => 433072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669118 [patent_doc_number] => 05592413 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Microstructure array and activation system therefor' [patent_app_type] => 1 [patent_app_number] => 8/422336 [patent_app_country] => US [patent_app_date] => 1995-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 12541 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592413.pdf [firstpage_image] =>[orig_patent_app_number] => 422336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3664436 [patent_doc_number] => 05623440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Multiple-bit random access memory cell' [patent_app_type] => 1 [patent_app_number] => 8/422142 [patent_app_country] => US [patent_app_date] => 1995-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4821 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623440.pdf [firstpage_image] =>[orig_patent_app_number] => 422142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3559491 [patent_doc_number] => 05548555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Method and circuit for repairing defect in a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/420835 [patent_app_country] => US [patent_app_date] => 1995-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6811 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548555.pdf [firstpage_image] =>[orig_patent_app_number] => 420835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633147 [patent_doc_number] => 05594704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Synchronous semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/419566 [patent_app_country] => US [patent_app_date] => 1995-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 243 [patent_no_of_words] => 40505 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594704.pdf [firstpage_image] =>[orig_patent_app_number] => 419566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697610 [patent_doc_number] => 05644530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Electrically modifiable non-volatile memory incorporating test functions' [patent_app_type] => 1 [patent_app_number] => 8/418636 [patent_app_country] => US [patent_app_date] => 1995-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5194 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 337 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644530.pdf [firstpage_image] =>[orig_patent_app_number] => 418636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633390 [patent_doc_number] => 05602793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Semiconductor memory device having power line arranged in a meshed shape' [patent_app_type] => 1 [patent_app_number] => 8/417527 [patent_app_country] => US [patent_app_date] => 1995-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 12730 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602793.pdf [firstpage_image] =>[orig_patent_app_number] => 417527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657196 [patent_doc_number] => 05629899 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/415510 [patent_app_country] => US [patent_app_date] => 1995-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 36 [patent_no_of_words] => 13546 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629899.pdf [firstpage_image] =>[orig_patent_app_number] => 415510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3858326 [patent_doc_number] => 05719808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Flash EEPROM system' [patent_app_type] => 1 [patent_app_number] => 8/407916 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 9487 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719808.pdf [firstpage_image] =>[orig_patent_app_number] => 407916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507608 [patent_doc_number] => 05532962 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Soft errors handling in EEPROM devices' [patent_app_type] => 1 [patent_app_number] => 8/408109 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 7603 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532962.pdf [firstpage_image] =>[orig_patent_app_number] => 408109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3622717 [patent_doc_number] => 05566122 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Memory array using selective device activation' [patent_app_type] => 1 [patent_app_number] => 8/407721 [patent_app_country] => US [patent_app_date] => 1995-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2724 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566122.pdf [firstpage_image] =>[orig_patent_app_number] => 407721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3740842 [patent_doc_number] => 05666305 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Method of driving ferroelectric gate transistor memory cell' [patent_app_type] => 1 [patent_app_number] => 8/404300 [patent_app_country] => US [patent_app_date] => 1995-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 84 [patent_no_of_words] => 23383 [patent_no_of_claims] => 105 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666305.pdf [firstpage_image] =>[orig_patent_app_number] => 404300 [rel_patent_id] =>[rel_patent_doc_number] =>)