Leo B Tentoni

Array ( [id] => 6478627 [patent_doc_number] => 20100008523 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Handheld Devices Including Selectively Enabled Audio Transducers' [patent_app_type] => utility [patent_app_number] => 12/172427 [patent_app_country] => US [patent_app_date] => 2008-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2886 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20100008523.pdf [firstpage_image] =>[orig_patent_app_number] => 12172427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8307603 [patent_doc_number] => 08229152 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Interchangeable bar loudspeaker system' [patent_app_type] => utility [patent_app_number] => 12/171942 [patent_app_country] => US [patent_app_date] => 2008-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4049 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 344 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12171942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4495655 [patent_doc_number] => 07956347 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-07 [patent_title] => 'Integrated modulating retro-reflector' [patent_app_type] => utility [patent_app_number] => 12/171837 [patent_app_country] => US [patent_app_date] => 2008-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 3718 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/956/07956347.pdf [firstpage_image] =>[orig_patent_app_number] => 12171837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5307505 [patent_doc_number] => 20090014786 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'Field Effect Transistors Having Protruded Active Regions and Methods of Fabricating Such Transistors' [patent_app_type] => utility [patent_app_number] => 12/170537 [patent_app_country] => US [patent_app_date] => 2008-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 7362 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20090014786.pdf [firstpage_image] =>[orig_patent_app_number] => 12170537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463826 [patent_doc_number] => 20100006953 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'INTEGRATED CIRCUIT INCLUDING A DIELECTRIC LAYER' [patent_app_type] => utility [patent_app_number] => 12/170967 [patent_app_country] => US [patent_app_date] => 2008-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5536 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006953.pdf [firstpage_image] =>[orig_patent_app_number] => 12170967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463648 [patent_doc_number] => 20100006931 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'VERTICAL DRAIN EXTENDED MOSFET TRANSISTOR WITH VERTICAL TRENCH FIELD PLATE' [patent_app_type] => utility [patent_app_number] => 12/169967 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5066 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006931.pdf [firstpage_image] =>[orig_patent_app_number] => 12169967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 54829 [patent_doc_number] => 07767997 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Semiconductor device with solid electrolyte switching' [patent_app_type] => utility [patent_app_number] => 12/169818 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 68 [patent_no_of_words] => 9351 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/767/07767997.pdf [firstpage_image] =>[orig_patent_app_number] => 12169818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463458 [patent_doc_number] => 20100006915 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'DIELECTRIC LAYER ABOVE FLOATING GATE FOR REDUCING LEAKAGE CURRENT' [patent_app_type] => utility [patent_app_number] => 12/170327 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 10667 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006915.pdf [firstpage_image] =>[orig_patent_app_number] => 12170327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5307441 [patent_doc_number] => 20090014722 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'ACTIVE-MATRIX-DRIVE DISPLAY UNIT INCLUDING TFT' [patent_app_type] => utility [patent_app_number] => 12/170067 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4760 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20090014722.pdf [firstpage_image] =>[orig_patent_app_number] => 12170067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463604 [patent_doc_number] => 20100006928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Structure and Method for Forming a Shielded Gate Trench FET with an Inter-electrode Dielectric Having a Low-k Dielectric Therein' [patent_app_type] => utility [patent_app_number] => 12/170328 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4477 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006928.pdf [firstpage_image] =>[orig_patent_app_number] => 12170328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4856484 [patent_doc_number] => 20080265334 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'SEMICONDUCTOR DEVICE CAPABLE OF AVOIDING LATCHUP BREAKDOWN RESULTING FROM NEGATIVE VARIATION OF FLOATING OFFSET VOLTAGE' [patent_app_type] => utility [patent_app_number] => 12/164696 [patent_app_country] => US [patent_app_date] => 2008-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9456 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20080265334.pdf [firstpage_image] =>[orig_patent_app_number] => 12164696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5444159 [patent_doc_number] => 20090045385 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => 'INTEGRATED CIRCUIT INCLUDING MEMORY ELEMENT WITH HIGH SPEED LOW CURRENT PHASE CHANGE MATERIAL' [patent_app_type] => utility [patent_app_number] => 12/143948 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4531 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20090045385.pdf [firstpage_image] =>[orig_patent_app_number] => 12143948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 260353 [patent_doc_number] => 07573080 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-08-11 [patent_title] => 'Transient suppression semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/143738 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2284 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/573/07573080.pdf [firstpage_image] =>[orig_patent_app_number] => 12143738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 93054 [patent_doc_number] => 07737515 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-15 [patent_title] => 'Method of assembly using array of programmable magnets' [patent_app_type] => utility [patent_app_number] => 12/142897 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 24 [patent_no_of_words] => 6311 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/737/07737515.pdf [firstpage_image] =>[orig_patent_app_number] => 12142897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5346076 [patent_doc_number] => 20090001437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'Integrated Circuit Devices Including Recessed Conductive Layers and Related Methods' [patent_app_type] => utility [patent_app_number] => 12/142057 [patent_app_country] => US [patent_app_date] => 2008-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 11092 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20090001437.pdf [firstpage_image] =>[orig_patent_app_number] => 12142057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 203342 [patent_doc_number] => 07633095 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-12-15 [patent_title] => 'Integration of high-voltage devices and other devices' [patent_app_type] => utility [patent_app_number] => 12/140517 [patent_app_country] => US [patent_app_date] => 2008-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 14160 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/633/07633095.pdf [firstpage_image] =>[orig_patent_app_number] => 12140517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 191312 [patent_doc_number] => 07642625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-05 [patent_title] => 'Method of evaluating thermal stress resistance of semiconductor device, and semiconductor wafer having test element' [patent_app_type] => utility [patent_app_number] => 12/139717 [patent_app_country] => US [patent_app_date] => 2008-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3305 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/642/07642625.pdf [firstpage_image] =>[orig_patent_app_number] => 12139717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371579 [patent_doc_number] => 20090309139 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'ASYMMETRIC GATE ELECTRODE AND METHOD OF MANUFACTURE' [patent_app_type] => utility [patent_app_number] => 12/139158 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1616 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309139.pdf [firstpage_image] =>[orig_patent_app_number] => 12139158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371598 [patent_doc_number] => 20090309158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'Memory Devices' [patent_app_type] => utility [patent_app_number] => 12/139418 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3520 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309158.pdf [firstpage_image] =>[orig_patent_app_number] => 12139418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371569 [patent_doc_number] => 20090309129 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'Semiconductor ESD Device and Method of Making Same' [patent_app_type] => utility [patent_app_number] => 12/138208 [patent_app_country] => US [patent_app_date] => 2008-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5499 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309129.pdf [firstpage_image] =>[orig_patent_app_number] => 12138208 [rel_patent_id] =>[rel_patent_doc_number] =>)