Leo B Tentoni

Array ( [id] => 5239722 [patent_doc_number] => 20070018213 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-25 [patent_title] => 'CMOS image sensor and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/529510 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3348 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20070018213.pdf [firstpage_image] =>[orig_patent_app_number] => 11529510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4833511 [patent_doc_number] => 20080132058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'ELECTRICAL PROGRAMMABLE METAL RESISTOR' [patent_app_type] => utility [patent_app_number] => 11/535833 [patent_app_country] => US [patent_app_date] => 2006-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4621 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20080132058.pdf [firstpage_image] =>[orig_patent_app_number] => 11535833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 807198 [patent_doc_number] => 07420229 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'Failure analysis vehicle for yield enhancement with self test at speed burnin capability for reliability testing' [patent_app_type] => utility [patent_app_number] => 11/527108 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 9374 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/420/07420229.pdf [firstpage_image] =>[orig_patent_app_number] => 11527108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4701908 [patent_doc_number] => 20080061430 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'Structure of heat dissipated submount' [patent_app_type] => utility [patent_app_number] => 11/526070 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1140 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20080061430.pdf [firstpage_image] =>[orig_patent_app_number] => 11526070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4992207 [patent_doc_number] => 20070007551 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/520622 [patent_app_country] => US [patent_app_date] => 2006-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12633 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20070007551.pdf [firstpage_image] =>[orig_patent_app_number] => 11520622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 588847 [patent_doc_number] => 07442997 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Three-dimensional memory cells' [patent_app_type] => utility [patent_app_number] => 11/309656 [patent_app_country] => US [patent_app_date] => 2006-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 181 [patent_no_of_words] => 25732 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/442/07442997.pdf [firstpage_image] =>[orig_patent_app_number] => 11309656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5105593 [patent_doc_number] => 20070064468 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Charge trap memory device comprising composite of nanoparticles and method of fabricating the charge trap memory device' [patent_app_type] => utility [patent_app_number] => 11/517030 [patent_app_country] => US [patent_app_date] => 2006-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6412 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20070064468.pdf [firstpage_image] =>[orig_patent_app_number] => 11517030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5107201 [patent_doc_number] => 20070066079 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Sealing porous dielectrics with silane coupling reagents' [patent_app_type] => utility [patent_app_number] => 11/516410 [patent_app_country] => US [patent_app_date] => 2006-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2472 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20070066079.pdf [firstpage_image] =>[orig_patent_app_number] => 11516410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5346048 [patent_doc_number] => 20090001409 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'Semiconductor Light Emitting Device And Illuminating Device Using It' [patent_app_type] => utility [patent_app_number] => 11/991418 [patent_app_country] => US [patent_app_date] => 2006-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5918 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20090001409.pdf [firstpage_image] =>[orig_patent_app_number] => 11991418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4768832 [patent_doc_number] => 20080054488 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'Systems and arrangements for interconnecting integrated circuit dies' [patent_app_type] => utility [patent_app_number] => 11/513850 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5298 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20080054488.pdf [firstpage_image] =>[orig_patent_app_number] => 11513850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4768840 [patent_doc_number] => 20080054496 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'High temperature operating package and circuit design' [patent_app_type] => utility [patent_app_number] => 11/512860 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3421 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20080054496.pdf [firstpage_image] =>[orig_patent_app_number] => 11512860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 873328 [patent_doc_number] => 07361984 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-22 [patent_title] => 'Chip package structure' [patent_app_type] => utility [patent_app_number] => 11/468600 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3175 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/361/07361984.pdf [firstpage_image] =>[orig_patent_app_number] => 11468600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5145600 [patent_doc_number] => 20070045654 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Group III-nitride semiconductor thin film, method for fabricating the same, and group III-nitride semiconductor light emitting device' [patent_app_type] => utility [patent_app_number] => 11/512380 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7055 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045654.pdf [firstpage_image] =>[orig_patent_app_number] => 11512380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4583332 [patent_doc_number] => 07834451 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-16 [patent_title] => 'Film tray for fabricating flexible display' [patent_app_type] => utility [patent_app_number] => 11/512649 [patent_app_country] => US [patent_app_date] => 2006-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 22 [patent_no_of_words] => 3719 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/834/07834451.pdf [firstpage_image] =>[orig_patent_app_number] => 11512649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5599590 [patent_doc_number] => 20060289935 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Layout structure for ESD protection circuits' [patent_app_type] => utility [patent_app_number] => 11/512850 [patent_app_country] => US [patent_app_date] => 2006-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1899 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20060289935.pdf [firstpage_image] =>[orig_patent_app_number] => 11512850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4731055 [patent_doc_number] => 20080048175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'Semiconductor superjunction structure' [patent_app_type] => utility [patent_app_number] => 11/510030 [patent_app_country] => US [patent_app_date] => 2006-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7006 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20080048175.pdf [firstpage_image] =>[orig_patent_app_number] => 11510030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4477283 [patent_doc_number] => 07868440 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-11 [patent_title] => 'Packaged microdevices and methods for manufacturing packaged microdevices' [patent_app_type] => utility [patent_app_number] => 11/509990 [patent_app_country] => US [patent_app_date] => 2006-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4463 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/868/07868440.pdf [firstpage_image] =>[orig_patent_app_number] => 11509990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4667207 [patent_doc_number] => 20080042267 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'Integrated circuit package and system interface' [patent_app_type] => utility [patent_app_number] => 11/506680 [patent_app_country] => US [patent_app_date] => 2006-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3533 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20080042267.pdf [firstpage_image] =>[orig_patent_app_number] => 11506680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5145637 [patent_doc_number] => 20070045691 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Nano-elastic memory device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/505970 [patent_app_country] => US [patent_app_date] => 2006-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5781 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045691.pdf [firstpage_image] =>[orig_patent_app_number] => 11505970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 63641 [patent_doc_number] => 07759178 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'Thin film transistor substrate and fabrication thereof' [patent_app_type] => utility [patent_app_number] => 11/506740 [patent_app_country] => US [patent_app_date] => 2006-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 31 [patent_no_of_words] => 6855 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/759/07759178.pdf [firstpage_image] =>[orig_patent_app_number] => 11506740 [rel_patent_id] =>[rel_patent_doc_number] =>)