
Leo B Tentoni
Examiner (ID: 11342, Phone: (571)272-1209 , Office: P/1742 )
| Most Active Art Unit | 1742 |
| Art Unit(s) | 1732, 1791, 1742, 1307 |
| Total Applications | 4287 |
| Issued Applications | 3378 |
| Pending Applications | 281 |
| Abandoned Applications | 662 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7094934
[patent_doc_number] => 20050127517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/996750
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1841
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20050127517.pdf
[firstpage_image] =>[orig_patent_app_number] => 10996750
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/996750 | Semiconductor device | Nov 23, 2004 | Abandoned |
Array
(
[id] => 7214280
[patent_doc_number] => 20050253224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Stacked multi-chip package'
[patent_app_type] => utility
[patent_app_number] => 10/995380
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2651
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20050253224.pdf
[firstpage_image] =>[orig_patent_app_number] => 10995380
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/995380 | Stacked multi-chip package | Nov 23, 2004 | Issued |
Array
(
[id] => 7140227
[patent_doc_number] => 20050116353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-02
[patent_title] => 'Semiconductor device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/995140
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9822
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20050116353.pdf
[firstpage_image] =>[orig_patent_app_number] => 10995140
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/995140 | Stacked semiconductor device | Nov 23, 2004 | Issued |
Array
(
[id] => 5745696
[patent_doc_number] => 20060108620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-25
[patent_title] => 'Reduced power magnetoresistive random access memory elements'
[patent_app_type] => utility
[patent_app_number] => 10/997118
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6279
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20060108620.pdf
[firstpage_image] =>[orig_patent_app_number] => 10997118
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/997118 | Reduced power magnetoresistive random access memory elements | Nov 23, 2004 | Issued |
Array
(
[id] => 487556
[patent_doc_number] => 07217998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-15
[patent_title] => 'Semiconductor device having a heat-dissipation member'
[patent_app_type] => utility
[patent_app_number] => 10/994680
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 7316
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/217/07217998.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994680
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994680 | Semiconductor device having a heat-dissipation member | Nov 22, 2004 | Issued |
Array
(
[id] => 7139973
[patent_doc_number] => 20050116218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-02
[patent_title] => 'Non-planar transistor having germanium channel region and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/997440
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4166
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20050116218.pdf
[firstpage_image] =>[orig_patent_app_number] => 10997440
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/997440 | Non-planar transistor having germanium channel region and method of manufacturing the same | Nov 22, 2004 | Issued |
Array
(
[id] => 7140074
[patent_doc_number] => 20050116271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-02
[patent_title] => 'Solid-state imaging device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/994460
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6541
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20050116271.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994460
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994460 | Solid-state imaging device and manufacturing method thereof | Nov 22, 2004 | Abandoned |
Array
(
[id] => 630780
[patent_doc_number] => 07132741
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-11-07
[patent_title] => 'Semiconductor chip assembly with carved bumped terminal'
[patent_app_type] => utility
[patent_app_number] => 10/994836
[patent_app_country] => US
[patent_app_date] => 2004-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 96
[patent_no_of_words] => 21122
[patent_no_of_claims] => 100
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132741.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994836
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994836 | Semiconductor chip assembly with carved bumped terminal | Nov 21, 2004 | Issued |
Array
(
[id] => 634588
[patent_doc_number] => 07129575
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-31
[patent_title] => 'Semiconductor chip assembly with bumped metal pillar'
[patent_app_type] => utility
[patent_app_number] => 10/994604
[patent_app_country] => US
[patent_app_date] => 2004-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 90
[patent_no_of_words] => 21068
[patent_no_of_claims] => 100
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/129/07129575.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994604
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994604 | Semiconductor chip assembly with bumped metal pillar | Nov 21, 2004 | Issued |
Array
(
[id] => 5745675
[patent_doc_number] => 20060108599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-25
[patent_title] => 'Triple well structure and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/994130
[patent_app_country] => US
[patent_app_date] => 2004-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2239
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20060108599.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994130
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994130 | Triple well structure and method for manufacturing the same | Nov 18, 2004 | Issued |
Array
(
[id] => 504507
[patent_doc_number] => 07202109
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-04-10
[patent_title] => 'Insulation and reinforcement of individual bonding wires in integrated circuit packages'
[patent_app_type] => utility
[patent_app_number] => 10/993570
[patent_app_country] => US
[patent_app_date] => 2004-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2490
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/202/07202109.pdf
[firstpage_image] =>[orig_patent_app_number] => 10993570
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/993570 | Insulation and reinforcement of individual bonding wires in integrated circuit packages | Nov 16, 2004 | Issued |
Array
(
[id] => 783394
[patent_doc_number] => 06992343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/975494
[patent_app_country] => US
[patent_app_date] => 2004-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 43
[patent_no_of_words] => 13987
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/992/06992343.pdf
[firstpage_image] =>[orig_patent_app_number] => 10975494
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/975494 | Semiconductor memory device | Oct 28, 2004 | Issued |
Array
(
[id] => 7607205
[patent_doc_number] => 07098511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-29
[patent_title] => 'ESD protection circuit'
[patent_app_type] => utility
[patent_app_number] => 10/973264
[patent_app_country] => US
[patent_app_date] => 2004-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3416
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 404
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/098/07098511.pdf
[firstpage_image] =>[orig_patent_app_number] => 10973264
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/973264 | ESD protection circuit | Oct 26, 2004 | Issued |
Array
(
[id] => 457600
[patent_doc_number] => 07244995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-17
[patent_title] => 'Scrambling method to reduce wordline coupling noise'
[patent_app_type] => utility
[patent_app_number] => 10/968798
[patent_app_country] => US
[patent_app_date] => 2004-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 6109
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/244/07244995.pdf
[firstpage_image] =>[orig_patent_app_number] => 10968798
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/968798 | Scrambling method to reduce wordline coupling noise | Oct 17, 2004 | Issued |
Array
(
[id] => 415566
[patent_doc_number] => 07279752
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-09
[patent_title] => 'Display device using electroluminescence material'
[patent_app_type] => utility
[patent_app_number] => 10/958835
[patent_app_country] => US
[patent_app_date] => 2004-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 50
[patent_no_of_words] => 12859
[patent_no_of_claims] => 72
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/279/07279752.pdf
[firstpage_image] =>[orig_patent_app_number] => 10958835
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/958835 | Display device using electroluminescence material | Oct 4, 2004 | Issued |
Array
(
[id] => 7094738
[patent_doc_number] => 20050127401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Silicon-based visible and near-infrared optoelectric devices'
[patent_app_type] => utility
[patent_app_number] => 10/950230
[patent_app_country] => US
[patent_app_date] => 2004-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13262
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20050127401.pdf
[firstpage_image] =>[orig_patent_app_number] => 10950230
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/950230 | Silicon-based visible and near-infrared optoelectric devices | Sep 23, 2004 | Issued |
Array
(
[id] => 7114332
[patent_doc_number] => 20050067632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/948670
[patent_app_country] => US
[patent_app_date] => 2004-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3369
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20050067632.pdf
[firstpage_image] =>[orig_patent_app_number] => 10948670
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/948670 | Semiconductor device | Sep 23, 2004 | Issued |
Array
(
[id] => 7154221
[patent_doc_number] => 20050082529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-21
[patent_title] => 'Active matrix electro-luminescent display with an organic leveling layer'
[patent_app_type] => utility
[patent_app_number] => 10/941015
[patent_app_country] => US
[patent_app_date] => 2004-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3859
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20050082529.pdf
[firstpage_image] =>[orig_patent_app_number] => 10941015
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/941015 | Active matrix electro-luminescent display with an organic leveling layer | Sep 14, 2004 | Issued |
Array
(
[id] => 591362
[patent_doc_number] => 07439601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Linear integrated circuit temperature sensor apparatus with adjustable gain and offset'
[patent_app_type] => utility
[patent_app_number] => 10/940320
[patent_app_country] => US
[patent_app_date] => 2004-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4820
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/439/07439601.pdf
[firstpage_image] =>[orig_patent_app_number] => 10940320
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/940320 | Linear integrated circuit temperature sensor apparatus with adjustable gain and offset | Sep 13, 2004 | Issued |
Array
(
[id] => 5685967
[patent_doc_number] => 20060284282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-21
[patent_title] => 'Heterjunction bipolar transistor with tunnelling mis emitter junction'
[patent_app_type] => utility
[patent_app_number] => 10/570310
[patent_app_country] => US
[patent_app_date] => 2004-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6878
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20060284282.pdf
[firstpage_image] =>[orig_patent_app_number] => 10570310
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/570310 | Heterjunction bipolar transistor with tunnelling mis emitter junction | Sep 1, 2004 | Abandoned |