Leon Radomsky

Array ( [id] => 3611657 [patent_doc_number] => 05565384 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Self-aligned via using low permittivity dielectric' [patent_app_type] => 1 [patent_app_number] => 8/234100 [patent_app_country] => US [patent_app_date] => 1994-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3350 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/565/05565384.pdf [firstpage_image] =>[orig_patent_app_number] => 234100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3493374 [patent_doc_number] => 05508207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Method of annealing a semiconductor wafer in a hydrogen atmosphere to desorb surface contaminants' [patent_app_type] => 1 [patent_app_number] => 8/199170 [patent_app_country] => US [patent_app_date] => 1994-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3256 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/508/05508207.pdf [firstpage_image] =>[orig_patent_app_number] => 199170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3111875 [patent_doc_number] => 05395771 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Graded implantation of oxygen and/or nitrogen constituents to define buried isolation region in semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/232880 [patent_app_country] => US [patent_app_date] => 1994-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3103 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/395/05395771.pdf [firstpage_image] =>[orig_patent_app_number] => 232880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3695502 [patent_doc_number] => 05595916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Silicon oxide film evaluation method' [patent_app_type] => 1 [patent_app_number] => 8/219550 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 23 [patent_no_of_words] => 10140 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/595/05595916.pdf [firstpage_image] =>[orig_patent_app_number] => 219550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3574215 [patent_doc_number] => 05523240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Method of manufacturing a thin film transistor with a halogen doped blocking layer' [patent_app_type] => 1 [patent_app_number] => 8/219286 [patent_app_country] => US [patent_app_date] => 1994-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 8291 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/523/05523240.pdf [firstpage_image] =>[orig_patent_app_number] => 219286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3474532 [patent_doc_number] => 05427974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Method for forming a capacitor in a DRAM cell using a rough overlayer of tungsten' [patent_app_type] => 1 [patent_app_number] => 8/214602 [patent_app_country] => US [patent_app_date] => 1994-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 1743 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/427/05427974.pdf [firstpage_image] =>[orig_patent_app_number] => 214602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3461120 [patent_doc_number] => 05468680 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Method of making a three-terminal fuse' [patent_app_type] => 1 [patent_app_number] => 8/210344 [patent_app_country] => US [patent_app_date] => 1994-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 6903 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/468/05468680.pdf [firstpage_image] =>[orig_patent_app_number] => 210344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3101973 [patent_doc_number] => 05447873 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Method of making a universal quantum dot logic cell' [patent_app_type] => 1 [patent_app_number] => 8/214084 [patent_app_country] => US [patent_app_date] => 1994-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3827 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/447/05447873.pdf [firstpage_image] =>[orig_patent_app_number] => 214084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3581330 [patent_doc_number] => 05580800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-03 [patent_title] => 'Method of patterning aluminum containing group IIIb Element' [patent_app_type] => 1 [patent_app_number] => 8/213060 [patent_app_country] => US [patent_app_date] => 1994-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 49 [patent_no_of_words] => 11150 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/580/05580800.pdf [firstpage_image] =>[orig_patent_app_number] => 213060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3552105 [patent_doc_number] => 05492853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Method of forming a contact using a trench and an insulation layer during the formation of a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/209584 [patent_app_country] => US [patent_app_date] => 1994-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2150 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/492/05492853.pdf [firstpage_image] =>[orig_patent_app_number] => 209584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3444119 [patent_doc_number] => 05420059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'Method of making a high performance MESFET with multiple quantum wells' [patent_app_type] => 1 [patent_app_number] => 8/198938 [patent_app_country] => US [patent_app_date] => 1994-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3797 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420059.pdf [firstpage_image] =>[orig_patent_app_number] => 198938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3587772 [patent_doc_number] => 05516720 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Stress relaxation in dielectric before metallization' [patent_app_type] => 1 [patent_app_number] => 8/195090 [patent_app_country] => US [patent_app_date] => 1994-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3800 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 489 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/516/05516720.pdf [firstpage_image] =>[orig_patent_app_number] => 195090 [rel_patent_id] =>[rel_patent_doc_number] =>)