
Leon Radomsky
Examiner (ID: 17658)
| Most Active Art Unit | 1104 |
| Art Unit(s) | 2813, 1763, 1104 |
| Total Applications | 270 |
| Issued Applications | 204 |
| Pending Applications | 8 |
| Abandoned Applications | 58 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3968759
[patent_doc_number] => 05904513
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-18
[patent_title] => 'Method of forming thin film transistors'
[patent_app_type] => 1
[patent_app_number] => 8/674194
[patent_app_country] => US
[patent_app_date] => 1996-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3744
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/904/05904513.pdf
[firstpage_image] =>[orig_patent_app_number] => 674194
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/674194 | Method of forming thin film transistors | Jun 30, 1996 | Issued |
Array
(
[id] => 4056736
[patent_doc_number] => 05863811
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-01-26
[patent_title] => 'Method for growing single crystal III-V compound semiconductor layers on non single crystal III-V Compound semiconductor buffer layers'
[patent_app_type] => 1
[patent_app_number] => 8/672042
[patent_app_country] => US
[patent_app_date] => 1996-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4034
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/863/05863811.pdf
[firstpage_image] =>[orig_patent_app_number] => 672042
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/672042 | Method for growing single crystal III-V compound semiconductor layers on non single crystal III-V Compound semiconductor buffer layers | Jun 25, 1996 | Issued |
Array
(
[id] => 3757162
[patent_doc_number] => 05721163
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-24
[patent_title] => 'Method of manufacture of thin film transistor SRAM device with a titanium nitride or silicide gate'
[patent_app_type] => 1
[patent_app_number] => 8/661252
[patent_app_country] => US
[patent_app_date] => 1996-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2234
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/721/05721163.pdf
[firstpage_image] =>[orig_patent_app_number] => 661252
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/661252 | Method of manufacture of thin film transistor SRAM device with a titanium nitride or silicide gate | Jun 9, 1996 | Issued |
Array
(
[id] => 3771646
[patent_doc_number] => 05807771
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-15
[patent_title] => 'Radiation-hard, low power, sub-micron CMOS on a SOI substrate'
[patent_app_type] => 1
[patent_app_number] => 8/658188
[patent_app_country] => US
[patent_app_date] => 1996-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 9
[patent_no_of_words] => 3521
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/807/05807771.pdf
[firstpage_image] =>[orig_patent_app_number] => 658188
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/658188 | Radiation-hard, low power, sub-micron CMOS on a SOI substrate | Jun 3, 1996 | Issued |
Array
(
[id] => 3858874
[patent_doc_number] => 05792700
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Semiconductor processing method for providing large grain polysilicon films'
[patent_app_type] => 1
[patent_app_number] => 8/657816
[patent_app_country] => US
[patent_app_date] => 1996-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2496
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/792/05792700.pdf
[firstpage_image] =>[orig_patent_app_number] => 657816
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/657816 | Semiconductor processing method for providing large grain polysilicon films | May 30, 1996 | Issued |
Array
(
[id] => 3804506
[patent_doc_number] => 05830786
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-03
[patent_title] => 'Process for fabricating electronic circuits with anodically oxidized scandium doped aluminum wiring'
[patent_app_type] => 1
[patent_app_number] => 8/654030
[patent_app_country] => US
[patent_app_date] => 1996-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 8945
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/830/05830786.pdf
[firstpage_image] =>[orig_patent_app_number] => 654030
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/654030 | Process for fabricating electronic circuits with anodically oxidized scandium doped aluminum wiring | May 27, 1996 | Issued |
| 08/650864 | METHOD OF FORMING A SEMICONDUCTOR DEVICE | May 19, 1996 | Abandoned |
Array
(
[id] => 3760499
[patent_doc_number] => 05741736
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-21
[patent_title] => 'Process for forming a transistor with a nonuniformly doped channel'
[patent_app_type] => 1
[patent_app_number] => 8/645939
[patent_app_country] => US
[patent_app_date] => 1996-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 4329
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/741/05741736.pdf
[firstpage_image] =>[orig_patent_app_number] => 645939
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/645939 | Process for forming a transistor with a nonuniformly doped channel | May 12, 1996 | Issued |
Array
(
[id] => 3877530
[patent_doc_number] => 05804499
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-08
[patent_title] => 'Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous silicon deposition'
[patent_app_type] => 1
[patent_app_number] => 8/642294
[patent_app_country] => US
[patent_app_date] => 1996-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1371
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/804/05804499.pdf
[firstpage_image] =>[orig_patent_app_number] => 642294
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/642294 | Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous silicon deposition | May 2, 1996 | Issued |
Array
(
[id] => 3858540
[patent_doc_number] => 05792678
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Method for fabricating a semiconductor on insulator device'
[patent_app_type] => 1
[patent_app_number] => 8/642134
[patent_app_country] => US
[patent_app_date] => 1996-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2882
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/792/05792678.pdf
[firstpage_image] =>[orig_patent_app_number] => 642134
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/642134 | Method for fabricating a semiconductor on insulator device | May 1, 1996 | Issued |
Array
(
[id] => 3815243
[patent_doc_number] => 05770487
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-23
[patent_title] => 'Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization'
[patent_app_type] => 1
[patent_app_number] => 8/641058
[patent_app_country] => US
[patent_app_date] => 1996-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 15
[patent_no_of_words] => 3921
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/770/05770487.pdf
[firstpage_image] =>[orig_patent_app_number] => 641058
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/641058 | Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization | Apr 28, 1996 | Issued |
Array
(
[id] => 3726729
[patent_doc_number] => 05670390
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-23
[patent_title] => 'Method of making semiconductor device having thin film transistor'
[patent_app_type] => 1
[patent_app_number] => 8/638030
[patent_app_country] => US
[patent_app_date] => 1996-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 34
[patent_no_of_words] => 5627
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/670/05670390.pdf
[firstpage_image] =>[orig_patent_app_number] => 638030
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/638030 | Method of making semiconductor device having thin film transistor | Apr 25, 1996 | Issued |
Array
(
[id] => 3739174
[patent_doc_number] => 05753541
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-19
[patent_title] => 'Method of fabricating polycrystalline silicon-germanium thin film transistor'
[patent_app_type] => 1
[patent_app_number] => 8/637286
[patent_app_country] => US
[patent_app_date] => 1996-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4249
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/753/05753541.pdf
[firstpage_image] =>[orig_patent_app_number] => 637286
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/637286 | Method of fabricating polycrystalline silicon-germanium thin film transistor | Apr 23, 1996 | Issued |
Array
(
[id] => 3855982
[patent_doc_number] => 05705439
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS'
[patent_app_type] => 1
[patent_app_number] => 8/635826
[patent_app_country] => US
[patent_app_date] => 1996-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 1319
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/705/05705439.pdf
[firstpage_image] =>[orig_patent_app_number] => 635826
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/635826 | Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS | Apr 21, 1996 | Issued |
Array
(
[id] => 3730315
[patent_doc_number] => 05693577
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-02
[patent_title] => 'Method of making a silicon based biomedical sensor'
[patent_app_type] => 1
[patent_app_number] => 8/632032
[patent_app_country] => US
[patent_app_date] => 1996-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 20
[patent_no_of_words] => 2241
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/693/05693577.pdf
[firstpage_image] =>[orig_patent_app_number] => 632032
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/632032 | Method of making a silicon based biomedical sensor | Apr 11, 1996 | Issued |
Array
(
[id] => 3715016
[patent_doc_number] => 05616523
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-01
[patent_title] => 'Method of manufacturing sensor'
[patent_app_type] => 1
[patent_app_number] => 8/627819
[patent_app_country] => US
[patent_app_date] => 1996-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 2509
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/616/05616523.pdf
[firstpage_image] =>[orig_patent_app_number] => 627819
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/627819 | Method of manufacturing sensor | Apr 1, 1996 | Issued |
Array
(
[id] => 3620139
[patent_doc_number] => 05688720
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-18
[patent_title] => 'Method of flattening the surface of a semiconductor device by polishing'
[patent_app_type] => 1
[patent_app_number] => 8/626755
[patent_app_country] => US
[patent_app_date] => 1996-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 7996
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/688/05688720.pdf
[firstpage_image] =>[orig_patent_app_number] => 626755
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/626755 | Method of flattening the surface of a semiconductor device by polishing | Apr 1, 1996 | Issued |
| 08/622828 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Mar 26, 1996 | Abandoned |
Array
(
[id] => 3815226
[patent_doc_number] => 05770486
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-23
[patent_title] => 'Method of forming a transistor with an LDD structure'
[patent_app_type] => 1
[patent_app_number] => 8/616765
[patent_app_country] => US
[patent_app_date] => 1996-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 3195
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/770/05770486.pdf
[firstpage_image] =>[orig_patent_app_number] => 616765
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/616765 | Method of forming a transistor with an LDD structure | Mar 14, 1996 | Issued |
Array
(
[id] => 3768604
[patent_doc_number] => 05849604
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-15
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/613372
[patent_app_country] => US
[patent_app_date] => 1996-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 30
[patent_no_of_words] => 6360
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/849/05849604.pdf
[firstpage_image] =>[orig_patent_app_number] => 613372
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/613372 | Method of manufacturing a semiconductor device | Mar 10, 1996 | Issued |