Leslie A Lee
Examiner (ID: 17903)
Most Active Art Unit | 4184 |
Art Unit(s) | 3655, 4184 |
Total Applications | 4 |
Issued Applications | 1 |
Pending Applications | 0 |
Abandoned Applications | 3 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13171645
[patent_doc_number] => 10101937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Apparatus and method for referencing dense and sparse information in multi-dimensional to linear address space translation
[patent_app_type] => utility
[patent_app_number] => 14/091053
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12405
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14091053
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/091053 | Apparatus and method for referencing dense and sparse information in multi-dimensional to linear address space translation | Nov 25, 2013 | Issued |
Array
(
[id] => 11523331
[patent_doc_number] => 09606729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Apparatus and method for insertion and deletion in multi-dimensional to linear address space translation'
[patent_app_type] => utility
[patent_app_number] => 14/091176
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12735
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14091176
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/091176 | Apparatus and method for insertion and deletion in multi-dimensional to linear address space translation | Nov 25, 2013 | Issued |
Array
(
[id] => 12046270
[patent_doc_number] => 09823872
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Apparatus and method for translation from multi-dimensional to linear address space in storage'
[patent_app_type] => utility
[patent_app_number] => 14/090960
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12740
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14090960
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/090960 | Apparatus and method for translation from multi-dimensional to linear address space in storage | Nov 25, 2013 | Issued |
Array
(
[id] => 9688189
[patent_doc_number] => 20140244954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'IDENTIFYING AND ACCESSING REFERENCE DATA IN AN IN-MEMORY DATA GRID'
[patent_app_type] => utility
[patent_app_number] => 14/066725
[patent_app_country] => US
[patent_app_date] => 2013-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6461
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14066725
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/066725 | Identifying and accessing reference data in an in-memory data grid | Oct 29, 2013 | Issued |
Array
(
[id] => 9493073
[patent_doc_number] => 20140143479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-22
[patent_title] => 'TEMPORARY MIRRORING, LOGICAL SEGREGATION, AND REDUNDANT PROGRAMMING OR ADDRESSING FOR SOLID STATE DRIVE OPERATION'
[patent_app_type] => utility
[patent_app_number] => 14/053831
[patent_app_country] => US
[patent_app_date] => 2013-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6391
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14053831
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/053831 | Temporary mirroring, logical segregation, and redundant programming or addressing for solid state drive operation | Oct 14, 2013 | Issued |
Array
(
[id] => 11775018
[patent_doc_number] => 09383943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Mapping of logical start addresses to physical start addresses in a system having misalignment between logical and physical data blocks'
[patent_app_type] => utility
[patent_app_number] => 14/043580
[patent_app_country] => US
[patent_app_date] => 2013-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14043580
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/043580 | Mapping of logical start addresses to physical start addresses in a system having misalignment between logical and physical data blocks | Sep 30, 2013 | Issued |
Array
(
[id] => 11005986
[patent_doc_number] => 20160202936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'DATA MANAGEMENT ON MEMORY MODULES'
[patent_app_type] => utility
[patent_app_number] => 14/912681
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4734
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14912681
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/912681 | Data management on memory modules | Sep 26, 2013 | Issued |
Array
(
[id] => 10204158
[patent_doc_number] => 20150089146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-26
[patent_title] => 'CONDITIONAL PAGE FAULT CONTROL FOR PAGE RESIDENCY'
[patent_app_type] => utility
[patent_app_number] => 14/035643
[patent_app_country] => US
[patent_app_date] => 2013-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 14607
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14035643
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/035643 | Conditional page fault control for page residency | Sep 23, 2013 | Issued |
Array
(
[id] => 11577664
[patent_doc_number] => 09632926
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-25
[patent_title] => 'Memory unit assignment and selection for internal memory operations in data storage systems'
[patent_app_type] => utility
[patent_app_number] => 14/028377
[patent_app_country] => US
[patent_app_date] => 2013-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14028377
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/028377 | Memory unit assignment and selection for internal memory operations in data storage systems | Sep 15, 2013 | Issued |
Array
(
[id] => 14856791
[patent_doc_number] => 10417123
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-17
[patent_title] => Systems and methods for improving garbage collection and wear leveling performance in data storage systems
[patent_app_type] => utility
[patent_app_number] => 14/028412
[patent_app_country] => US
[patent_app_date] => 2013-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5052
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14028412
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/028412 | Systems and methods for improving garbage collection and wear leveling performance in data storage systems | Sep 15, 2013 | Issued |
Array
(
[id] => 9933742
[patent_doc_number] => 20150081934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'SYSTEM AND METHOD FOR DATA SYNCHRONIZATION ACROSS DIGITAL DEVICE INTERFACES'
[patent_app_type] => utility
[patent_app_number] => 14/028489
[patent_app_country] => US
[patent_app_date] => 2013-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3833
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14028489
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/028489 | System and method for data synchronization across digital device interfaces | Sep 15, 2013 | Issued |
Array
(
[id] => 10665820
[patent_doc_number] => 20160011965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'PASS THROUGH STORAGE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/028528
[patent_app_country] => US
[patent_app_date] => 2013-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4612
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14028528
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/028528 | PASS THROUGH STORAGE DEVICES | Sep 15, 2013 | Abandoned |
Array
(
[id] => 9398382
[patent_doc_number] => 20140095788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'METHOD FOR VIRTUALIZING RAID OF COMPUTER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/028519
[patent_app_country] => US
[patent_app_date] => 2013-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2519
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14028519
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/028519 | METHOD FOR VIRTUALIZING RAID OF COMPUTER SYSTEM | Sep 15, 2013 | Abandoned |
Array
(
[id] => 9800744
[patent_doc_number] => 20150012688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'COMPUTER SYSTEM AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/018437
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3378
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018437
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018437 | COMPUTER SYSTEM AND OPERATING METHOD THEREOF | Sep 4, 2013 | Abandoned |
Array
(
[id] => 11245208
[patent_doc_number] => 09471249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Intermittent sampling of storage access frequency'
[patent_app_type] => utility
[patent_app_number] => 14/018115
[patent_app_country] => US
[patent_app_date] => 2013-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3526
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018115
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018115 | Intermittent sampling of storage access frequency | Sep 3, 2013 | Issued |
Array
(
[id] => 9758745
[patent_doc_number] => 20140289446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'MEMORY SYSTEM AND MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/018169
[patent_app_country] => US
[patent_app_date] => 2013-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 12105
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018169
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018169 | MEMORY SYSTEM AND MEMORY | Sep 3, 2013 | Abandoned |
Array
(
[id] => 11410802
[patent_doc_number] => 09558108
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-31
[patent_title] => 'Half block management for flash storage devices'
[patent_app_type] => utility
[patent_app_number] => 14/018149
[patent_app_country] => US
[patent_app_date] => 2013-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4620
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018149
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018149 | Half block management for flash storage devices | Sep 3, 2013 | Issued |
Array
(
[id] => 9912087
[patent_doc_number] => 20150067290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'MEMORY ACCESS TIME TRACKING IN DUAL-RAIL SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 14/018399
[patent_app_country] => US
[patent_app_date] => 2013-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4649
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018399
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018399 | MEMORY ACCESS TIME TRACKING IN DUAL-RAIL SYSTEMS | Sep 3, 2013 | Abandoned |
Array
(
[id] => 10937758
[patent_doc_number] => 20140340779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'DATA STORAGE APPARATUS AND DATA STORAGE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/012313
[patent_app_country] => US
[patent_app_date] => 2013-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5958
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14012313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/012313 | DATA STORAGE APPARATUS AND DATA STORAGE CONTROL METHOD | Aug 27, 2013 | Abandoned |
13/909106 | FLASH MEMORY APPARATUS AND DATA ACCESS METHOD FOR FLASH MEMORY WITH REDUCED DATA ACCESS TIME | Jun 3, 2013 | Abandoned |