Leslie A Lee
Examiner (ID: 17903)
Most Active Art Unit | 4184 |
Art Unit(s) | 3655, 4184 |
Total Applications | 4 |
Issued Applications | 1 |
Pending Applications | 0 |
Abandoned Applications | 3 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18838981
[patent_doc_number] => 11847052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Memory allocation apparatus and method
[patent_app_type] => utility
[patent_app_number] => 16/321063
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 3774
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 414
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16321063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/321063 | Memory allocation apparatus and method | Jul 27, 2017 | Issued |
Array
(
[id] => 12665866
[patent_doc_number] => 20180113788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => FACILITATING RECORDING A TRACE FILE OF CODE EXECUTION USING INDEX BITS IN A PROCESSOR CACHE
[patent_app_type] => utility
[patent_app_number] => 15/604334
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604334
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604334 | Facilitating recording a trace file of code execution using index bits in a processor cache | May 23, 2017 | Issued |
Array
(
[id] => 15167557
[patent_doc_number] => 10489273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Reuse of a related thread's cache while recording a trace file of code execution
[patent_app_type] => utility
[patent_app_number] => 15/604408
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 24478
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604408 | Reuse of a related thread's cache while recording a trace file of code execution | May 23, 2017 | Issued |
Array
(
[id] => 13579731
[patent_doc_number] => 20180341414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => MANAGING DATA THROUGHPUT FOR SHARED STORAGE VOLUMES USING VARIABLE VOLATILITY
[patent_app_type] => utility
[patent_app_number] => 15/604077
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4791
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604077
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604077 | Managing data throughput for shared storage volumes using variable volatility | May 23, 2017 | Issued |
Array
(
[id] => 13580099
[patent_doc_number] => 20180341598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => MEMORY AFFINITY MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 15/602381
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602381
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602381 | Memory affinity management | May 22, 2017 | Issued |
Array
(
[id] => 13580081
[patent_doc_number] => 20180341589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => REDUCING CACHE THRASHING FOR COUNTS IN HOT CACHE LINES
[patent_app_type] => utility
[patent_app_number] => 15/602897
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602897 | Reducing cache thrashing for counts in hot cache lines | May 22, 2017 | Issued |
Array
(
[id] => 11951396
[patent_doc_number] => 20170255548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'METHOD AND SYSTEM FOR DYNAMICALLY UPDATING DATA FIELDS OF BUFFERS'
[patent_app_type] => utility
[patent_app_number] => 15/600316
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8919
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15600316
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/600316 | Dynamically deallocating memory pool subinstances | May 18, 2017 | Issued |
Array
(
[id] => 13199651
[patent_doc_number] => 10114744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Memory unit assignment and selection for internal memory operations in data storage systems
[patent_app_type] => utility
[patent_app_number] => 15/495900
[patent_app_country] => US
[patent_app_date] => 2017-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15495900
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/495900 | Memory unit assignment and selection for internal memory operations in data storage systems | Apr 23, 2017 | Issued |
Array
(
[id] => 12242092
[patent_doc_number] => 20180074955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'TIME DE-INTERLEAVING CIRCUIT AND TIME DE-INTERLEAVING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/486394
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3448
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486394
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486394 | TIME DE-INTERLEAVING CIRCUIT AND TIME DE-INTERLEAVING METHOD | Apr 12, 2017 | Abandoned |
Array
(
[id] => 13497051
[patent_doc_number] => 20180300068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => OBJECT SYNCHRONIZATION IN A CLUSTERED SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/486405
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486405
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486405 | Object synchronization in a clustered system | Apr 12, 2017 | Issued |
Array
(
[id] => 16894858
[patent_doc_number] => 11036408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Rule-based modifications in a data storage appliance monitor
[patent_app_type] => utility
[patent_app_number] => 15/486568
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 22080
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486568
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486568 | Rule-based modifications in a data storage appliance monitor | Apr 12, 2017 | Issued |
Array
(
[id] => 11838567
[patent_doc_number] => 20170220287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'Storage Management Method, Storage Management Apparatus, and Storage Device'
[patent_app_type] => utility
[patent_app_number] => 15/485363
[patent_app_country] => US
[patent_app_date] => 2017-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12061
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15485363
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/485363 | Storage Management Method, Storage Management Apparatus, and Storage Device | Apr 11, 2017 | Abandoned |
Array
(
[id] => 14265115
[patent_doc_number] => 10282121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-07
[patent_title] => Apparatus and method for insertion and deletion in multi-dimensional to linear address space translation
[patent_app_type] => utility
[patent_app_number] => 15/470695
[patent_app_country] => US
[patent_app_date] => 2017-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15470695
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/470695 | Apparatus and method for insertion and deletion in multi-dimensional to linear address space translation | Mar 26, 2017 | Issued |
Array
(
[id] => 14364597
[patent_doc_number] => 10303604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Data caching
[patent_app_type] => utility
[patent_app_number] => 15/429579
[patent_app_country] => US
[patent_app_date] => 2017-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7464
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15429579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/429579 | Data caching | Feb 9, 2017 | Issued |
Array
(
[id] => 11868203
[patent_doc_number] => 20170235488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'WINDOW BASED MAPPING'
[patent_app_type] => utility
[patent_app_number] => 15/411786
[patent_app_country] => US
[patent_app_date] => 2017-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15411786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/411786 | Window based mapping | Jan 19, 2017 | Issued |
Array
(
[id] => 13318589
[patent_doc_number] => 20180210832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => HYBRID DRIVE TRANSLATION LAYER
[patent_app_type] => utility
[patent_app_number] => 15/411679
[patent_app_country] => US
[patent_app_date] => 2017-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6286
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15411679
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/411679 | Hybrid drive translation layer | Jan 19, 2017 | Issued |
Array
(
[id] => 16370982
[patent_doc_number] => 10802737
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => System and processes for dynamic object routing
[patent_app_type] => utility
[patent_app_number] => 15/411847
[patent_app_country] => US
[patent_app_date] => 2017-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4216
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15411847
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/411847 | System and processes for dynamic object routing | Jan 19, 2017 | Issued |
Array
(
[id] => 15399253
[patent_doc_number] => 10540283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Coherence de-coupling buffer
[patent_app_type] => utility
[patent_app_number] => 15/400167
[patent_app_country] => US
[patent_app_date] => 2017-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3273
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15400167
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/400167 | Coherence de-coupling buffer | Jan 5, 2017 | Issued |
Array
(
[id] => 13948225
[patent_doc_number] => 10209887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Streaming engine with fetch ahead hysteresis
[patent_app_type] => utility
[patent_app_number] => 15/384416
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 45
[patent_no_of_words] => 25075
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15384416
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/384416 | Streaming engine with fetch ahead hysteresis | Dec 19, 2016 | Issued |
Array
(
[id] => 14426753
[patent_doc_number] => 10318180
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-11
[patent_title] => Metadata paging mechanism tuned for variable write-endurance flash
[patent_app_type] => utility
[patent_app_number] => 15/384445
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4411
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15384445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/384445 | Metadata paging mechanism tuned for variable write-endurance flash | Dec 19, 2016 | Issued |