
Leslie Pilar Cruz
Examiner (ID: 15251, Phone: (571)272-8599 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826 |
| Total Applications | 538 |
| Issued Applications | 372 |
| Pending Applications | 2 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15969669
[patent_doc_number] => 20200168586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => RED FLIP CHIP LIGHT EMITTING DIODE, PACKAGE, AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/667540
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667540 | Red flip chip light emitting diode, package, and method of making the same | Oct 28, 2019 | Issued |
Array
(
[id] => 15532977
[patent_doc_number] => 20200058794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => METHOD FOR FORMING FIN FIELD EFFECT TRANSISTOR (FINFET) DEVICE STRUCTURE WITH CONDUCTIVE LAYER BETWEEN GATE AND GATE CONTACT
[patent_app_type] => utility
[patent_app_number] => 16/663085
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663085
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663085 | Method for forming fin field effect transistor (FINFET) device structure with conductive layer between gate and gate contact | Oct 23, 2019 | Issued |
Array
(
[id] => 16464369
[patent_doc_number] => 10847734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Flexible display panel and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/661823
[patent_app_country] => US
[patent_app_date] => 2019-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 8611
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16661823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/661823 | Flexible display panel and manufacturing method thereof | Oct 22, 2019 | Issued |
Array
(
[id] => 15503985
[patent_doc_number] => 20200052181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => BACKSIDE COUPLING WITH SUPERCONDUCTING PARTIAL TSV FOR TRANSMON QUBITS
[patent_app_type] => utility
[patent_app_number] => 16/597604
[patent_app_country] => US
[patent_app_date] => 2019-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16597604
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/597604 | Backside coupling with superconducting partial TSV for transmon qubits | Oct 8, 2019 | Issued |
Array
(
[id] => 16668698
[patent_doc_number] => 10937957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Manufacturing techniques and corresponding devices for magnetic tunnel junction devices
[patent_app_type] => utility
[patent_app_number] => 16/587430
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5498
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587430 | Manufacturing techniques and corresponding devices for magnetic tunnel junction devices | Sep 29, 2019 | Issued |
Array
(
[id] => 17137754
[patent_doc_number] => 11139321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Drive backplane, display panel, electronic apparatus, and method for preparing drive backplane
[patent_app_type] => utility
[patent_app_number] => 16/651400
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8178
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16651400
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/651400 | Drive backplane, display panel, electronic apparatus, and method for preparing drive backplane | Sep 16, 2019 | Issued |
Array
(
[id] => 17196280
[patent_doc_number] => 11165049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Display panel
[patent_app_type] => utility
[patent_app_number] => 16/566749
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 9829
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16566749
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/566749 | Display panel | Sep 9, 2019 | Issued |
Array
(
[id] => 19093975
[patent_doc_number] => 11955440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Semiconductor device with detection conductor
[patent_app_type] => utility
[patent_app_number] => 17/273532
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 36
[patent_no_of_words] => 15102
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17273532
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/273532 | Semiconductor device with detection conductor | Sep 9, 2019 | Issued |
Array
(
[id] => 15885061
[patent_doc_number] => 10648865
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-12
[patent_title] => Thermal sensing layer for microbolometer and method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/557880
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 2096
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16557880
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/557880 | Thermal sensing layer for microbolometer and method of making the same | Aug 29, 2019 | Issued |
Array
(
[id] => 15185279
[patent_doc_number] => 20190363231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/536325
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16536325
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/536325 | Light emitting device | Aug 8, 2019 | Issued |
Array
(
[id] => 17145342
[patent_doc_number] => 20210313355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => Display Apparatus and Electronic Device
[patent_app_type] => utility
[patent_app_number] => 17/267210
[patent_app_country] => US
[patent_app_date] => 2019-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17267210
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/267210 | Display apparatus and electronic device | Aug 7, 2019 | Issued |
Array
(
[id] => 16464238
[patent_doc_number] => 10847601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/513316
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 13136
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513316 | Display apparatus | Jul 15, 2019 | Issued |
Array
(
[id] => 17063307
[patent_doc_number] => 11107920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Methods of forming dislocation enhanced strain in NMOS structures
[patent_app_type] => utility
[patent_app_number] => 16/509421
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3628
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509421
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509421 | Methods of forming dislocation enhanced strain in NMOS structures | Jul 10, 2019 | Issued |
Array
(
[id] => 17174237
[patent_doc_number] => 20210327908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => BACKPLANE STRUCTURE CONTAINING CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 16/616973
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16616973
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/616973 | Backplane structure containing capacitor | Jun 27, 2019 | Issued |
Array
(
[id] => 17239566
[patent_doc_number] => 11183457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Semiconductor device, power converter, method for manufacturing semiconductor device, and method for manufacturing power converter
[patent_app_type] => utility
[patent_app_number] => 16/443350
[patent_app_country] => US
[patent_app_date] => 2019-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 10595
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16443350
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/443350 | Semiconductor device, power converter, method for manufacturing semiconductor device, and method for manufacturing power converter | Jun 16, 2019 | Issued |
Array
(
[id] => 14875433
[patent_doc_number] => 20190287958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => ELECTROSTATIC DISCHARGE PROTECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/427711
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16427711
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/427711 | Electrostatic discharge protection structure | May 30, 2019 | Issued |
Array
(
[id] => 14904739
[patent_doc_number] => 20190296135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => Power Semiconductor Transistor
[patent_app_type] => utility
[patent_app_number] => 16/424968
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16424968
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/424968 | Power semiconductor transistor | May 28, 2019 | Issued |
Array
(
[id] => 17439124
[patent_doc_number] => 11264465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Parasitic channel mitigation using silicon carbide diffusion barrier regions
[patent_app_type] => utility
[patent_app_number] => 16/425875
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 35636
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425875
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425875 | Parasitic channel mitigation using silicon carbide diffusion barrier regions | May 28, 2019 | Issued |
Array
(
[id] => 17188937
[patent_doc_number] => 20210335822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/608097
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16608097
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/608097 | Array substrate and manufacturing method thereof | May 19, 2019 | Issued |
Array
(
[id] => 15504105
[patent_doc_number] => 20200052241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => COVER PLATE AND FABRICATING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/408905
[patent_app_country] => US
[patent_app_date] => 2019-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16408905
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/408905 | Cover plate and fabricating method thereof, display panel and display device | May 9, 2019 | Issued |