Leslie Pilar Cruz

Array ( [id] => 5898337 [patent_doc_number] => 20060043570 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Substrate, semiconductor device, substrate fabricating method, and semiconductor device fabricating method' [patent_app_type] => utility [patent_app_number] => 11/193243 [patent_app_country] => US [patent_app_date] => 2005-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 8918 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043570.pdf [firstpage_image] =>[orig_patent_app_number] => 11193243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5754147 [patent_doc_number] => 20060223296 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Semiconductor device having self-aligned silicide layer and method thereof' [patent_app_type] => utility [patent_app_number] => 11/180885 [patent_app_country] => US [patent_app_date] => 2005-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3273 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20060223296.pdf [firstpage_image] =>[orig_patent_app_number] => 11180885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 620465 [patent_doc_number] => 07141882 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-28 [patent_title] => 'Semiconductor wafer device having separated conductive patterns in peripheral area and its manufacture method' [patent_app_type] => utility [patent_app_number] => 11/175314 [patent_app_country] => US [patent_app_date] => 2005-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 73 [patent_no_of_words] => 12695 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/141/07141882.pdf [firstpage_image] =>[orig_patent_app_number] => 11175314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5139069 [patent_doc_number] => 20070001285 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Apparatus having reduced warpage in an over-molded IC package' [patent_app_type] => utility [patent_app_number] => 11/170883 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5887 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001285.pdf [firstpage_image] =>[orig_patent_app_number] => 11170883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6923454 [patent_doc_number] => 20050236709 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Multiple chip semiconductor package and method of fabricating same' [patent_app_type] => utility [patent_app_number] => 11/171124 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4125 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20050236709.pdf [firstpage_image] =>[orig_patent_app_number] => 11171124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 487405 [patent_doc_number] => 07217962 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-05-15 [patent_title] => 'Wire mesh patterns for semiconductor devices' [patent_app_type] => utility [patent_app_number] => 11/171673 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4110 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/217/07217962.pdf [firstpage_image] =>[orig_patent_app_number] => 11171673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5736014 [patent_doc_number] => 20060006404 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices' [patent_app_type] => utility [patent_app_number] => 11/171893 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7112 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20060006404.pdf [firstpage_image] =>[orig_patent_app_number] => 11171893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6923465 [patent_doc_number] => 20050236720 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Semiconductor chip having pads with plural junctions for different assembly methods' [patent_app_type] => utility [patent_app_number] => 11/169734 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3730 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20050236720.pdf [firstpage_image] =>[orig_patent_app_number] => 11169734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5792220 [patent_doc_number] => 20060012901 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-19 [patent_title] => 'Optical substrate, light emitting element, display device and manufacturing methods thereof' [patent_app_type] => utility [patent_app_number] => 11/172597 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9367 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20060012901.pdf [firstpage_image] =>[orig_patent_app_number] => 11172597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6963884 [patent_doc_number] => 20050230781 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-20 [patent_title] => 'Semiconductor device and its manufacture method' [patent_app_type] => utility [patent_app_number] => 11/168553 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 10632 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20050230781.pdf [firstpage_image] =>[orig_patent_app_number] => 11168553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 583899 [patent_doc_number] => 07453144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-18 [patent_title] => 'Thin film capacitors and methods of making the same' [patent_app_type] => utility [patent_app_number] => 11/172544 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 4219 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/453/07453144.pdf [firstpage_image] =>[orig_patent_app_number] => 11172544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5599625 [patent_doc_number] => 20060289970 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Magnetic shielding of MRAM chips' [patent_app_type] => utility [patent_app_number] => 11/168203 [patent_app_country] => US [patent_app_date] => 2005-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4125 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20060289970.pdf [firstpage_image] =>[orig_patent_app_number] => 11168203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143063 [patent_doc_number] => 07692219 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-04-06 [patent_title] => 'Ultrasensitive biosensors' [patent_app_type] => utility [patent_app_number] => 11/167903 [patent_app_country] => US [patent_app_date] => 2005-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 28 [patent_no_of_words] => 17365 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/692/07692219.pdf [firstpage_image] =>[orig_patent_app_number] => 11167903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 869575 [patent_doc_number] => 07365377 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-29 [patent_title] => 'Semiconductor integrated circuit device using four-terminal transistors' [patent_app_type] => utility [patent_app_number] => 11/166243 [patent_app_country] => US [patent_app_date] => 2005-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 25 [patent_no_of_words] => 6146 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/365/07365377.pdf [firstpage_image] =>[orig_patent_app_number] => 11166243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5599528 [patent_doc_number] => 20060289873 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Semiconductor devices and methods of making same' [patent_app_type] => utility [patent_app_number] => 11/168174 [patent_app_country] => US [patent_app_date] => 2005-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4575 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20060289873.pdf [firstpage_image] =>[orig_patent_app_number] => 11168174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5892573 [patent_doc_number] => 20060001110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-05 [patent_title] => 'Lateral trench MOSFET' [patent_app_type] => utility [patent_app_number] => 11/166973 [patent_app_country] => US [patent_app_date] => 2005-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1712 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20060001110.pdf [firstpage_image] =>[orig_patent_app_number] => 11166973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 820900 [patent_doc_number] => 07408234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/159134 [patent_app_country] => US [patent_app_date] => 2005-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 24 [patent_no_of_words] => 8584 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/408/07408234.pdf [firstpage_image] =>[orig_patent_app_number] => 11159134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 627386 [patent_doc_number] => 07135771 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-14 [patent_title] => 'Self alignment features for an electronic assembly' [patent_app_type] => utility [patent_app_number] => 11/165144 [patent_app_country] => US [patent_app_date] => 2005-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3258 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/135/07135771.pdf [firstpage_image] =>[orig_patent_app_number] => 11165144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5599635 [patent_doc_number] => 20060289980 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Stacked memory card and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/165114 [patent_app_country] => US [patent_app_date] => 2005-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 936 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20060289980.pdf [firstpage_image] =>[orig_patent_app_number] => 11165114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5765882 [patent_doc_number] => 20050263883 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Asymmetric bump structure' [patent_app_type] => utility [patent_app_number] => 11/134223 [patent_app_country] => US [patent_app_date] => 2005-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1957 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20050263883.pdf [firstpage_image] =>[orig_patent_app_number] => 11134223 [rel_patent_id] =>[rel_patent_doc_number] =>)