
Leslie Pilar Cruz
Examiner (ID: 15251, Phone: (571)272-8599 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826 |
| Total Applications | 538 |
| Issued Applications | 372 |
| Pending Applications | 2 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11071478
[patent_doc_number] => 20160268442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'CIRCUIT SUBSTRATE MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/163946
[patent_app_country] => US
[patent_app_date] => 2016-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7263
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15163946
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/163946 | Circuit substrate manufacturing method | May 24, 2016 | Issued |
Array
(
[id] => 11585962
[patent_doc_number] => 09640615
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-02
[patent_title] => 'Method for making III-V nanowire quantum well transistor'
[patent_app_type] => utility
[patent_app_number] => 15/161504
[patent_app_country] => US
[patent_app_date] => 2016-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 3911
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15161504
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/161504 | Method for making III-V nanowire quantum well transistor | May 22, 2016 | Issued |
Array
(
[id] => 11687513
[patent_doc_number] => 09685563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Semiconductor device and electronic device including the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/159873
[patent_app_country] => US
[patent_app_date] => 2016-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 86
[patent_no_of_words] => 32035
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15159873
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/159873 | Semiconductor device and electronic device including the semiconductor device | May 19, 2016 | Issued |
Array
(
[id] => 12180180
[patent_doc_number] => 20180039116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'TFT ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/114848
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4781
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15114848
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/114848 | TFT array substrate and manufacturing method thereof | May 16, 2016 | Issued |
Array
(
[id] => 13500243
[patent_doc_number] => 20180301664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => DISPLAY DEVICE AND ELECTRONIC DEVICE HAVING SAME
[patent_app_type] => utility
[patent_app_number] => 15/574076
[patent_app_country] => US
[patent_app_date] => 2016-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15574076
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/574076 | Display device and electronic device having same | May 15, 2016 | Issued |
Array
(
[id] => 11057301
[patent_doc_number] => 20160254263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'METHODS AND APPARATUSES INCLUDING AN ACTIVE AREA OF A TAP INTERSECTED BY A BOUNDARY OF A WELL'
[patent_app_type] => utility
[patent_app_number] => 15/149774
[patent_app_country] => US
[patent_app_date] => 2016-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3993
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15149774
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/149774 | Methods and apparatuses including an active area of a tap intersected by a boundary of a well | May 8, 2016 | Issued |
Array
(
[id] => 12263876
[patent_doc_number] => 20180083073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'OLED DISPLAY PANEL AND MANUFACTURE METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/106786
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2845
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15106786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/106786 | OLED display panel and manufacture method thereof | May 3, 2016 | Issued |
Array
(
[id] => 11811673
[patent_doc_number] => 09716249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-25
[patent_title] => 'Display module encapsulating structure and preparing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/143835
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5626
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15143835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/143835 | Display module encapsulating structure and preparing method thereof | May 1, 2016 | Issued |
Array
(
[id] => 11753698
[patent_doc_number] => 09711718
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-18
[patent_title] => 'Nonvolatile bipolar junction memory cell'
[patent_app_type] => utility
[patent_app_number] => 15/141761
[patent_app_country] => US
[patent_app_date] => 2016-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3509
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15141761
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/141761 | Nonvolatile bipolar junction memory cell | Apr 27, 2016 | Issued |
Array
(
[id] => 14253037
[patent_doc_number] => 10276727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Memory cell, semiconductor integrated circuit device, and method for manufacturing semiconductor integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 15/570981
[patent_app_country] => US
[patent_app_date] => 2016-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 21039
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 415
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15570981
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/570981 | Memory cell, semiconductor integrated circuit device, and method for manufacturing semiconductor integrated circuit device | Apr 25, 2016 | Issued |
Array
(
[id] => 12263886
[patent_doc_number] => 20180083082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'PACKAGE METHOD OF OLED SUBSTRATE AND OLED PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/106817
[patent_app_country] => US
[patent_app_date] => 2016-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4491
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15106817
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/106817 | Package method of OLED substrate and OLED package structure | Apr 25, 2016 | Issued |
Array
(
[id] => 11585842
[patent_doc_number] => 09640494
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-02
[patent_title] => 'Grounded die seal integrated circuit structure for RF circuits'
[patent_app_type] => utility
[patent_app_number] => 15/135190
[patent_app_country] => US
[patent_app_date] => 2016-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4246
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15135190
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/135190 | Grounded die seal integrated circuit structure for RF circuits | Apr 20, 2016 | Issued |
Array
(
[id] => 12615615
[patent_doc_number] => 20180097035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => COMPLEMENTARY THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/034355
[patent_app_country] => US
[patent_app_date] => 2016-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3343
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15034355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/034355 | Complementary thin film transistor and manufacturing method thereof | Apr 7, 2016 | Issued |
Array
(
[id] => 11014384
[patent_doc_number] => 20160211337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-21
[patent_title] => 'III-Nitride Transistor with Solderable Front Metal'
[patent_app_type] => utility
[patent_app_number] => 15/083690
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2678
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15083690
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/083690 | III-Nitride Transistor with Solderable Front Metal | Mar 28, 2016 | Abandoned |
Array
(
[id] => 11404913
[patent_doc_number] => 20170025451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'Fabrication of an optoelectronic semiconductor device and integrated circuit structure'
[patent_app_type] => utility
[patent_app_number] => 15/082471
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4696
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082471
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082471 | Fabrication of an optoelectronic semiconductor device and integrated circuit structure | Mar 27, 2016 | Abandoned |
Array
(
[id] => 11007242
[patent_doc_number] => 20160204194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'METHOD AND STRUCTURE FOR IMPROVING FINFET WITH EPITAXY SOURCE/DRAIN'
[patent_app_type] => utility
[patent_app_number] => 15/074587
[patent_app_country] => US
[patent_app_date] => 2016-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8428
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15074587
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/074587 | Method and structure for improving finFET with epitaxy source/drain | Mar 17, 2016 | Issued |
Array
(
[id] => 12012914
[patent_doc_number] => 09806239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 15/064868
[patent_app_country] => US
[patent_app_date] => 2016-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4558
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15064868
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/064868 | Light emitting device | Mar 8, 2016 | Issued |
Array
(
[id] => 11932662
[patent_doc_number] => 09799666
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-24
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/063874
[patent_app_country] => US
[patent_app_date] => 2016-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 53
[patent_no_of_words] => 16106
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15063874
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/063874 | Semiconductor device | Mar 7, 2016 | Issued |
Array
(
[id] => 11503094
[patent_doc_number] => 20170077280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/062209
[patent_app_country] => US
[patent_app_date] => 2016-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5055
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15062209
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/062209 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Mar 6, 2016 | Abandoned |
Array
(
[id] => 11702046
[patent_doc_number] => 09691976
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Interfacial cap for electrode contacts in memory cell arrays'
[patent_app_type] => utility
[patent_app_number] => 15/059489
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 2538
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15059489
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/059489 | Interfacial cap for electrode contacts in memory cell arrays | Mar 2, 2016 | Issued |