
Leslie Pilar Cruz
Examiner (ID: 15251, Phone: (571)272-8599 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826 |
| Total Applications | 538 |
| Issued Applications | 372 |
| Pending Applications | 2 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4849536
[patent_doc_number] => 20080315278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'Insulated Gate Field Effect Transistors'
[patent_app_type] => utility
[patent_app_number] => 11/658223
[patent_app_country] => US
[patent_app_date] => 2005-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2258
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20080315278.pdf
[firstpage_image] =>[orig_patent_app_number] => 11658223
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/658223 | Insulated gate field effect transistors | Jul 17, 2005 | Issued |
Array
(
[id] => 163241
[patent_doc_number] => 07671447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-02
[patent_title] => 'Bipolar transistor and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/632614
[patent_app_country] => US
[patent_app_date] => 2005-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3351
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/671/07671447.pdf
[firstpage_image] =>[orig_patent_app_number] => 11632614
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/632614 | Bipolar transistor and method of manufacturing the same | Jul 6, 2005 | Issued |
Array
(
[id] => 124199
[patent_doc_number] => 07705465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-27
[patent_title] => 'Surface-mount type optical semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/910334
[patent_app_country] => US
[patent_app_date] => 2005-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 4278
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/705/07705465.pdf
[firstpage_image] =>[orig_patent_app_number] => 11910334
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/910334 | Surface-mount type optical semiconductor device and method for manufacturing the same | May 30, 2005 | Issued |
Array
(
[id] => 5043733
[patent_doc_number] => 20070262404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Direct Electron Detector'
[patent_app_type] => utility
[patent_app_number] => 11/628184
[patent_app_country] => US
[patent_app_date] => 2005-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9392
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262404.pdf
[firstpage_image] =>[orig_patent_app_number] => 11628184
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/628184 | Direct Electron Detector | May 23, 2005 | Abandoned |
Array
(
[id] => 5262265
[patent_doc_number] => 20090114950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-07
[patent_title] => 'Semiconductor Device and Method of Manufacturing such a Device'
[patent_app_type] => utility
[patent_app_number] => 11/597533
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3711
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20090114950.pdf
[firstpage_image] =>[orig_patent_app_number] => 11597533
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/597533 | Semiconductor Device and Method of Manufacturing such a Device | May 18, 2005 | Abandoned |
Array
(
[id] => 803612
[patent_doc_number] => 07423316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-09
[patent_title] => 'Semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 11/596063
[patent_app_country] => US
[patent_app_date] => 2005-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 13958
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/423/07423316.pdf
[firstpage_image] =>[orig_patent_app_number] => 11596063
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/596063 | Semiconductor devices | May 11, 2005 | Issued |
Array
(
[id] => 904296
[patent_doc_number] => 07335943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'Ultrascalable vertical MOS transistor with planar contacts'
[patent_app_type] => utility
[patent_app_number] => 11/123673
[patent_app_country] => US
[patent_app_date] => 2005-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 2953
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/335/07335943.pdf
[firstpage_image] =>[orig_patent_app_number] => 11123673
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/123673 | Ultrascalable vertical MOS transistor with planar contacts | May 5, 2005 | Issued |
Array
(
[id] => 356531
[patent_doc_number] => 07488968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-10
[patent_title] => 'Multilevel phase change memory'
[patent_app_type] => utility
[patent_app_number] => 11/122363
[patent_app_country] => US
[patent_app_date] => 2005-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2202
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/488/07488968.pdf
[firstpage_image] =>[orig_patent_app_number] => 11122363
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/122363 | Multilevel phase change memory | May 4, 2005 | Issued |
Array
(
[id] => 881031
[patent_doc_number] => 07355212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-08
[patent_title] => 'Light emitting element'
[patent_app_type] => utility
[patent_app_number] => 11/121453
[patent_app_country] => US
[patent_app_date] => 2005-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 34
[patent_no_of_words] => 11353
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/355/07355212.pdf
[firstpage_image] =>[orig_patent_app_number] => 11121453
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/121453 | Light emitting element | May 3, 2005 | Issued |
Array
(
[id] => 449751
[patent_doc_number] => 07250649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-31
[patent_title] => 'Capacitor of a memory device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/120184
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 4503
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/250/07250649.pdf
[firstpage_image] =>[orig_patent_app_number] => 11120184
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/120184 | Capacitor of a memory device and fabrication method thereof | May 2, 2005 | Issued |
Array
(
[id] => 5659152
[patent_doc_number] => 20060249748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'Gallium nitride material structures including substrates and methods associated with the same'
[patent_app_type] => utility
[patent_app_number] => 11/121793
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9649
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20060249748.pdf
[firstpage_image] =>[orig_patent_app_number] => 11121793
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/121793 | Gallium nitride material structures including substrates and methods associated with the same | May 2, 2005 | Issued |
Array
(
[id] => 7176669
[patent_doc_number] => 20050189621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Processes for hermetically packaging wafer level microscopic structures'
[patent_app_type] => utility
[patent_app_number] => 11/120704
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5359
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 21
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189621.pdf
[firstpage_image] =>[orig_patent_app_number] => 11120704
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/120704 | Processes for hermetically packaging wafer level microscopic structures | May 2, 2005 | Abandoned |
Array
(
[id] => 664101
[patent_doc_number] => 07102198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-05
[patent_title] => 'Organic electroluminescent display device'
[patent_app_type] => utility
[patent_app_number] => 11/118413
[patent_app_country] => US
[patent_app_date] => 2005-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 3825
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/102/07102198.pdf
[firstpage_image] =>[orig_patent_app_number] => 11118413
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/118413 | Organic electroluminescent display device | May 1, 2005 | Issued |
Array
(
[id] => 229217
[patent_doc_number] => 07602032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Memory having cap structure for magnetoresistive junction and method for structuring the same'
[patent_app_type] => utility
[patent_app_number] => 11/117854
[patent_app_country] => US
[patent_app_date] => 2005-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3994
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/602/07602032.pdf
[firstpage_image] =>[orig_patent_app_number] => 11117854
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/117854 | Memory having cap structure for magnetoresistive junction and method for structuring the same | Apr 28, 2005 | Issued |
Array
(
[id] => 613132
[patent_doc_number] => 07148531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-12
[patent_title] => 'Magnetoresistive memory SOI cell'
[patent_app_type] => utility
[patent_app_number] => 11/116874
[patent_app_country] => US
[patent_app_date] => 2005-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12427
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 421
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/148/07148531.pdf
[firstpage_image] =>[orig_patent_app_number] => 11116874
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/116874 | Magnetoresistive memory SOI cell | Apr 27, 2005 | Issued |
Array
(
[id] => 7134688
[patent_doc_number] => 20050180217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Nonvolatile memory cell with multiple floating gates formed after the select gate'
[patent_app_type] => utility
[patent_app_number] => 11/101754
[patent_app_country] => US
[patent_app_date] => 2005-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6958
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20050180217.pdf
[firstpage_image] =>[orig_patent_app_number] => 11101754
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/101754 | Nonvolatile memory cell with multiple floating gates formed after the select gate | Apr 7, 2005 | Issued |
Array
(
[id] => 5670245
[patent_doc_number] => 20060175599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-10
[patent_title] => 'Phase change memory cell with high read margin at low power operation'
[patent_app_type] => utility
[patent_app_number] => 11/101972
[patent_app_country] => US
[patent_app_date] => 2005-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5664
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20060175599.pdf
[firstpage_image] =>[orig_patent_app_number] => 11101972
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/101972 | Phase change memory cell with high read margin at low power operation | Apr 7, 2005 | Issued |
Array
(
[id] => 5854535
[patent_doc_number] => 20060226468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'Split gate multi-bit memory cell'
[patent_app_type] => utility
[patent_app_number] => 11/101783
[patent_app_country] => US
[patent_app_date] => 2005-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3025
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0226/20060226468.pdf
[firstpage_image] =>[orig_patent_app_number] => 11101783
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/101783 | Split gate multi-bit memory cell | Apr 6, 2005 | Issued |
Array
(
[id] => 5645953
[patent_doc_number] => 20060131685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/099454
[patent_app_country] => US
[patent_app_date] => 2005-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3052
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20060131685.pdf
[firstpage_image] =>[orig_patent_app_number] => 11099454
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/099454 | Semiconductor device with a guard-ring structure and a field plate formed of polycrystalline silicon film embedded in an insulating film | Apr 5, 2005 | Issued |
Array
(
[id] => 7067031
[patent_doc_number] => 20050242413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Capacitive dynamic quantity sensor and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/099163
[patent_app_country] => US
[patent_app_date] => 2005-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6362
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20050242413.pdf
[firstpage_image] =>[orig_patent_app_number] => 11099163
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/099163 | Capacitive dynamic quantity sensor and semiconductor device | Apr 4, 2005 | Issued |