
Leslie Pilar Cruz
Examiner (ID: 15251, Phone: (571)272-8599 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826 |
| Total Applications | 538 |
| Issued Applications | 372 |
| Pending Applications | 2 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7204545
[patent_doc_number] => 20050052939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-10
[patent_title] => 'Semiconductor non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 10/919471
[patent_app_country] => US
[patent_app_date] => 2004-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 26987
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20050052939.pdf
[firstpage_image] =>[orig_patent_app_number] => 10919471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/919471 | Semiconductor non-volatile memory cell with a plurality of charge storage regions | Aug 16, 2004 | Issued |
Array
(
[id] => 7601466
[patent_doc_number] => 07385238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-10
[patent_title] => 'Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors'
[patent_app_type] => utility
[patent_app_number] => 10/918454
[patent_app_country] => US
[patent_app_date] => 2004-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 5075
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/385/07385238.pdf
[firstpage_image] =>[orig_patent_app_number] => 10918454
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/918454 | Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors | Aug 15, 2004 | Issued |
Array
(
[id] => 7114374
[patent_doc_number] => 20050067674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Integrated tuneable capacitance'
[patent_app_type] => utility
[patent_app_number] => 10/917943
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3864
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20050067674.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917943
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917943 | Integrated tuneable capacitance | Aug 12, 2004 | Abandoned |
Array
(
[id] => 5796496
[patent_doc_number] => 20060033173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Versatile system for charge dissipation in the formation of semiconductor device structures'
[patent_app_type] => utility
[patent_app_number] => 10/917763
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3740
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20060033173.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917763
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917763 | Versatile system for charge dissipation in the formation of semiconductor device structures | Aug 12, 2004 | Issued |
Array
(
[id] => 6969711
[patent_doc_number] => 20050035421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Compact imaging module'
[patent_app_type] => utility
[patent_app_number] => 10/916544
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3068
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20050035421.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916544
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916544 | Small-sized image pick up module | Aug 11, 2004 | Issued |
Array
(
[id] => 646348
[patent_doc_number] => 07119395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-10
[patent_title] => 'Memory cell with nanocrystals or nanodots'
[patent_app_type] => utility
[patent_app_number] => 10/916013
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3982
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/119/07119395.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916013
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916013 | Memory cell with nanocrystals or nanodots | Aug 10, 2004 | Issued |
Array
(
[id] => 642784
[patent_doc_number] => 07122876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Isolation-region configuration for integrated-circuit transistor'
[patent_app_type] => utility
[patent_app_number] => 10/916133
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 4398
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/122/07122876.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916133
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916133 | Isolation-region configuration for integrated-circuit transistor | Aug 10, 2004 | Issued |
Array
(
[id] => 7246780
[patent_doc_number] => 20050081177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-14
[patent_title] => 'Enhanced field programmable gate array'
[patent_app_type] => utility
[patent_app_number] => 10/916214
[patent_app_country] => US
[patent_app_date] => 2004-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6166
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20050081177.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916214
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916214 | Enhanced field programmable gate array | Aug 9, 2004 | Issued |
Array
(
[id] => 783376
[patent_doc_number] => 06992333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Light-emitting unit, light-emitting unit assembly, and lighting apparatus produced using a plurality of light-emitting units'
[patent_app_type] => utility
[patent_app_number] => 10/914788
[patent_app_country] => US
[patent_app_date] => 2004-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 125
[patent_no_of_words] => 22415
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/992/06992333.pdf
[firstpage_image] =>[orig_patent_app_number] => 10914788
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/914788 | Light-emitting unit, light-emitting unit assembly, and lighting apparatus produced using a plurality of light-emitting units | Aug 8, 2004 | Issued |
Array
(
[id] => 319049
[patent_doc_number] => 07521761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Variable layout structure for producing CMOS circuit'
[patent_app_type] => utility
[patent_app_number] => 10/912293
[patent_app_country] => US
[patent_app_date] => 2004-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3672
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/521/07521761.pdf
[firstpage_image] =>[orig_patent_app_number] => 10912293
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/912293 | Variable layout structure for producing CMOS circuit | Aug 5, 2004 | Issued |
Array
(
[id] => 7124467
[patent_doc_number] => 20050056210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Heterojunction tunneling diodes and process for fabricating same'
[patent_app_type] => utility
[patent_app_number] => 10/911624
[patent_app_country] => US
[patent_app_date] => 2004-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11937
[patent_no_of_claims] => 66
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20050056210.pdf
[firstpage_image] =>[orig_patent_app_number] => 10911624
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/911624 | Heterojunction tunneling diodes and process for fabricating same | Aug 4, 2004 | Issued |
Array
(
[id] => 535726
[patent_doc_number] => 07180143
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-20
[patent_title] => 'Semiconductor device having a gate insulating layer being mainly made of silicon oxynitride (SiON) having a compression strain state as its strain state'
[patent_app_type] => utility
[patent_app_number] => 10/910574
[patent_app_country] => US
[patent_app_date] => 2004-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 13051
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/180/07180143.pdf
[firstpage_image] =>[orig_patent_app_number] => 10910574
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/910574 | Semiconductor device having a gate insulating layer being mainly made of silicon oxynitride (SiON) having a compression strain state as its strain state | Aug 3, 2004 | Issued |
Array
(
[id] => 7086597
[patent_doc_number] => 20050006709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Method for semiconductor integrated circuit fabrication and a semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/910573
[patent_app_country] => US
[patent_app_date] => 2004-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3930
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20050006709.pdf
[firstpage_image] =>[orig_patent_app_number] => 10910573
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/910573 | Semiconductor integrated circuit | Aug 3, 2004 | Issued |
Array
(
[id] => 941510
[patent_doc_number] => 06969901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-29
[patent_title] => 'Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices'
[patent_app_type] => utility
[patent_app_number] => 10/909634
[patent_app_country] => US
[patent_app_date] => 2004-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 45
[patent_no_of_words] => 3693
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/969/06969901.pdf
[firstpage_image] =>[orig_patent_app_number] => 10909634
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/909634 | Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices | Aug 1, 2004 | Issued |
Array
(
[id] => 7053827
[patent_doc_number] => 20050274999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/882203
[patent_app_country] => US
[patent_app_date] => 2004-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6154
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0274/20050274999.pdf
[firstpage_image] =>[orig_patent_app_number] => 10882203
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/882203 | Semiconductor device and method of manufacturing the same | Jul 1, 2004 | Abandoned |
Array
(
[id] => 900849
[patent_doc_number] => 07339205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-04
[patent_title] => 'Gallium nitride materials and methods associated with the same'
[patent_app_type] => utility
[patent_app_number] => 10/879703
[patent_app_country] => US
[patent_app_date] => 2004-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7715
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/339/07339205.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879703
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879703 | Gallium nitride materials and methods associated with the same | Jun 27, 2004 | Issued |
Array
(
[id] => 6975440
[patent_doc_number] => 20050285155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'Semiconductor device-based sensors and methods associated with the same'
[patent_app_type] => utility
[patent_app_number] => 10/879704
[patent_app_country] => US
[patent_app_date] => 2004-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8396
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20050285155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879704
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879704 | Semiconductor device-based sensors | Jun 27, 2004 | Issued |
Array
(
[id] => 7198285
[patent_doc_number] => 20050051803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-10
[patent_title] => 'Wiring layout of semiconductor device and design method of the same'
[patent_app_type] => utility
[patent_app_number] => 10/865943
[patent_app_country] => US
[patent_app_date] => 2004-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7421
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20050051803.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865943
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865943 | Wiring layout of semiconductor device and design method of the same | Jun 13, 2004 | Issued |
Array
(
[id] => 7022911
[patent_doc_number] => 20050017305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/863204
[patent_app_country] => US
[patent_app_date] => 2004-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 8915
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20050017305.pdf
[firstpage_image] =>[orig_patent_app_number] => 10863204
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/863204 | Semiconductor device and method of manufacturing the same | Jun 8, 2004 | Issued |
Array
(
[id] => 559617
[patent_doc_number] => 07161203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-09
[patent_title] => 'Gated field effect device comprising gate dielectric having different K regions'
[patent_app_type] => utility
[patent_app_number] => 10/861744
[patent_app_country] => US
[patent_app_date] => 2004-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 6438
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/161/07161203.pdf
[firstpage_image] =>[orig_patent_app_number] => 10861744
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/861744 | Gated field effect device comprising gate dielectric having different K regions | Jun 3, 2004 | Issued |