
Leslie Pilar Cruz
Examiner (ID: 7194, Phone: (571)272-8599 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826 |
| Total Applications | 538 |
| Issued Applications | 372 |
| Pending Applications | 2 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8647192
[patent_doc_number] => 20130032922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'INTEGRATED HIGH VOLTAGE DIVIDER'
[patent_app_type] => utility
[patent_app_number] => 13/567456
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 9003
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567456
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567456 | Integrated high voltage divider | Aug 5, 2012 | Issued |
Array
(
[id] => 9608081
[patent_doc_number] => 08785246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Multiple seal-ring structure for the design, fabrication, and packaging of integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 13/566332
[patent_app_country] => US
[patent_app_date] => 2012-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2277
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13566332
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/566332 | Multiple seal-ring structure for the design, fabrication, and packaging of integrated circuits | Aug 2, 2012 | Issued |
Array
(
[id] => 8606673
[patent_doc_number] => 20130011985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'SHALLOW-TRENCH CMOS-COMPATIBLE SUPER JUNCTION DEVICE STRUCTURE FOR LOW AND MEDIUM VOLTAGE POWER MANAGEMENT APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 13/550235
[patent_app_country] => US
[patent_app_date] => 2012-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4020
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13550235
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/550235 | SHALLOW-TRENCH CMOS-COMPATIBLE SUPER JUNCTION DEVICE STRUCTURE FOR LOW AND MEDIUM VOLTAGE POWER MANAGEMENT APPLICATIONS | Jul 15, 2012 | Abandoned |
Array
(
[id] => 8462525
[patent_doc_number] => 20120267693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'Ultrasensitive Biosensors'
[patent_app_type] => utility
[patent_app_number] => 13/535817
[patent_app_country] => US
[patent_app_date] => 2012-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 17363
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13535817
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/535817 | Ultrasensitive Biosensors | Jun 27, 2012 | Abandoned |
Array
(
[id] => 9311700
[patent_doc_number] => 08652918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-18
[patent_title] => 'Nitride semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 13/474052
[patent_app_country] => US
[patent_app_date] => 2012-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4607
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13474052
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/474052 | Nitride semiconductor structure | May 16, 2012 | Issued |
Array
(
[id] => 10125459
[patent_doc_number] => 09159828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Top drain LDMOS'
[patent_app_type] => utility
[patent_app_number] => 13/436308
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 5221
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13436308
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/436308 | Top drain LDMOS | Mar 29, 2012 | Issued |
Array
(
[id] => 8287306
[patent_doc_number] => 20120175640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-12
[patent_title] => 'SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING'
[patent_app_type] => utility
[patent_app_number] => 13/424613
[patent_app_country] => US
[patent_app_date] => 2012-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2763
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13424613
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/424613 | Semiconductor devices having tensile and/or compressive stress and methods of manufacturing | Mar 19, 2012 | Issued |
Array
(
[id] => 9300163
[patent_doc_number] => 08648393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Transistor and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/372159
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 7875
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13372159
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/372159 | Transistor and semiconductor device | Feb 12, 2012 | Issued |
Array
(
[id] => 10863806
[patent_doc_number] => 08889504
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-18
[patent_title] => 'Semiconductor devices having tensile and/or compressive stress and methods of manufacturing'
[patent_app_type] => utility
[patent_app_number] => 13/364753
[patent_app_country] => US
[patent_app_date] => 2012-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 2761
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13364753
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/364753 | Semiconductor devices having tensile and/or compressive stress and methods of manufacturing | Feb 1, 2012 | Issued |
Array
(
[id] => 9928325
[patent_doc_number] => 20150076517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'POWER SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/364189
[patent_app_country] => US
[patent_app_date] => 2012-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9644
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14364189
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/364189 | Power semiconductor device | Jan 24, 2012 | Issued |
Array
(
[id] => 10047329
[patent_doc_number] => 09087730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'DRAM with nanofin transistors'
[patent_app_type] => utility
[patent_app_number] => 13/357347
[patent_app_country] => US
[patent_app_date] => 2012-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 45
[patent_no_of_words] => 6224
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13357347
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/357347 | DRAM with nanofin transistors | Jan 23, 2012 | Issued |
Array
(
[id] => 8987092
[patent_doc_number] => 20130214373
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2013-08-22
[patent_title] => 'SUB-PIXEL NBN DETECTOR'
[patent_app_type] => utility
[patent_app_number] => 13/344499
[patent_app_country] => US
[patent_app_date] => 2012-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5013
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13344499
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/344499 | Sub-pixel nBn detector | Jan 4, 2012 | Issued |
Array
(
[id] => 8987092
[patent_doc_number] => 20130214373
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2013-08-22
[patent_title] => 'SUB-PIXEL NBN DETECTOR'
[patent_app_type] => utility
[patent_app_number] => 13/344499
[patent_app_country] => US
[patent_app_date] => 2012-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5013
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13344499
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/344499 | Sub-pixel nBn detector | Jan 4, 2012 | Issued |
Array
(
[id] => 10178945
[patent_doc_number] => 09209158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-08
[patent_title] => 'Pass-through 3D interconnect for microelectronic dies and associated systems and methods'
[patent_app_type] => utility
[patent_app_number] => 13/335619
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 5996
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13335619
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/335619 | Pass-through 3D interconnect for microelectronic dies and associated systems and methods | Dec 21, 2011 | Issued |
Array
(
[id] => 8134041
[patent_doc_number] => 20120091568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'MIXED WIRE SEMICONDUCTOR LEAD FRAME PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/333086
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8807
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20120091568.pdf
[firstpage_image] =>[orig_patent_app_number] => 13333086
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/333086 | Mixed wire semiconductor lead frame package | Dec 20, 2011 | Issued |
Array
(
[id] => 8811891
[patent_doc_number] => 20130112935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'NONVOLATILE MEMORY ELEMENT, NONVOLATILE MEMORY DEVICE, AND MANUFACTURING METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/810245
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 16694
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13810245
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/810245 | Nonvolatile memory element, nonvolatile memory device, and manufacturing method for the same | Nov 29, 2011 | Issued |
Array
(
[id] => 8825908
[patent_doc_number] => 20130126953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'Methods and Apparatus for MOS Capacitors in Replacement Gate Process'
[patent_app_type] => utility
[patent_app_number] => 13/303083
[patent_app_country] => US
[patent_app_date] => 2011-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4373
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13303083
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/303083 | Methods and apparatus for MOS capacitors in replacement gate process | Nov 21, 2011 | Issued |
Array
(
[id] => 8825844
[patent_doc_number] => 20130126889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'Manufacturable Enhancement-Mode Group III-N HEMT with a Reverse Polarization Cap'
[patent_app_type] => utility
[patent_app_number] => 13/302997
[patent_app_country] => US
[patent_app_date] => 2011-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4466
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13302997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/302997 | Manufacturable enhancement-mode group III-N HEMT with a reverse polarization cap | Nov 21, 2011 | Issued |
Array
(
[id] => 9869682
[patent_doc_number] => 08957457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Method for manufacturing a semiconductor chip stack device'
[patent_app_type] => utility
[patent_app_number] => 13/302884
[patent_app_country] => US
[patent_app_date] => 2011-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3675
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13302884
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/302884 | Method for manufacturing a semiconductor chip stack device | Nov 21, 2011 | Issued |
Array
(
[id] => 8825953
[patent_doc_number] => 20130126998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'RADIATION DETECTORS AND METHODS OF FABRICATING RADIATION DETECTORS'
[patent_app_type] => utility
[patent_app_number] => 13/302835
[patent_app_country] => US
[patent_app_date] => 2011-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8085
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13302835
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/302835 | Radiation detectors and methods of fabricating radiation detectors | Nov 21, 2011 | Issued |