
Liesl C. Baumann
Examiner (ID: 13932, Phone: (571)270-5758 , Office: P/1754 )
| Most Active Art Unit | 1754 |
| Art Unit(s) | 4157, 4100, 1726, 1754 |
| Total Applications | 309 |
| Issued Applications | 71 |
| Pending Applications | 0 |
| Abandoned Applications | 238 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4408201
[patent_doc_number] => 06228671
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'Process for production of semiconductor laser grating'
[patent_app_type] => 1
[patent_app_number] => 9/315966
[patent_app_country] => US
[patent_app_date] => 1999-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 3998
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/228/06228671.pdf
[firstpage_image] =>[orig_patent_app_number] => 315966
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/315966 | Process for production of semiconductor laser grating | May 20, 1999 | Issued |
Array
(
[id] => 4311887
[patent_doc_number] => 06242271
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-05
[patent_title] => 'Method for establishing reference coordinates for a point on a component'
[patent_app_type] => 1
[patent_app_number] => 9/316233
[patent_app_country] => US
[patent_app_date] => 1999-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2169
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/242/06242271.pdf
[firstpage_image] =>[orig_patent_app_number] => 316233
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/316233 | Method for establishing reference coordinates for a point on a component | May 20, 1999 | Issued |
Array
(
[id] => 4084218
[patent_doc_number] => 06162708
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-19
[patent_title] => 'Method for producing an epitaxial silicon single crystal wafer and the epitaxial silicon single crystal wafer'
[patent_app_type] => 1
[patent_app_number] => 9/310045
[patent_app_country] => US
[patent_app_date] => 1999-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7320
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/162/06162708.pdf
[firstpage_image] =>[orig_patent_app_number] => 310045
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/310045 | Method for producing an epitaxial silicon single crystal wafer and the epitaxial silicon single crystal wafer | May 10, 1999 | Issued |
Array
(
[id] => 4190955
[patent_doc_number] => 06130107
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-10
[patent_title] => 'Corrosion protection in the fabrication of optoelectronic assemblies'
[patent_app_type] => 1
[patent_app_number] => 9/291854
[patent_app_country] => US
[patent_app_date] => 1999-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 1476
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/130/06130107.pdf
[firstpage_image] =>[orig_patent_app_number] => 291854
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291854 | Corrosion protection in the fabrication of optoelectronic assemblies | Apr 14, 1999 | Issued |
Array
(
[id] => 4274699
[patent_doc_number] => 06281032
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-28
[patent_title] => 'Manufacturing method for nitride III-V compound semiconductor device using bonding'
[patent_app_type] => 1
[patent_app_number] => 9/291016
[patent_app_country] => US
[patent_app_date] => 1999-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 5625
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/281/06281032.pdf
[firstpage_image] =>[orig_patent_app_number] => 291016
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291016 | Manufacturing method for nitride III-V compound semiconductor device using bonding | Apr 13, 1999 | Issued |
Array
(
[id] => 4381387
[patent_doc_number] => 06294440
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-25
[patent_title] => 'Semiconductor substrate, light-emitting device, and method for producing the same'
[patent_app_type] => 1
[patent_app_number] => 9/289575
[patent_app_country] => US
[patent_app_date] => 1999-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 16897
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/294/06294440.pdf
[firstpage_image] =>[orig_patent_app_number] => 289575
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/289575 | Semiconductor substrate, light-emitting device, and method for producing the same | Apr 8, 1999 | Issued |
Array
(
[id] => 4168859
[patent_doc_number] => 06140169
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Method for manufacturing field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 9/283696
[patent_app_country] => US
[patent_app_date] => 1999-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 7947
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/140/06140169.pdf
[firstpage_image] =>[orig_patent_app_number] => 283696
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/283696 | Method for manufacturing field effect transistor | Mar 31, 1999 | Issued |
Array
(
[id] => 4394249
[patent_doc_number] => 06297068
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-02
[patent_title] => 'Method for highly compact vertical cavity surface emitting lasers'
[patent_app_type] => 1
[patent_app_number] => 9/282805
[patent_app_country] => US
[patent_app_date] => 1999-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4582
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/297/06297068.pdf
[firstpage_image] =>[orig_patent_app_number] => 282805
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/282805 | Method for highly compact vertical cavity surface emitting lasers | Mar 30, 1999 | Issued |
Array
(
[id] => 4257740
[patent_doc_number] => 06204087
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-20
[patent_title] => 'Fabrication of three-dimensional architecture for solid state radiation detectors'
[patent_app_type] => 1
[patent_app_number] => 9/281594
[patent_app_country] => US
[patent_app_date] => 1999-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 59
[patent_no_of_words] => 15966
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/204/06204087.pdf
[firstpage_image] =>[orig_patent_app_number] => 281594
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/281594 | Fabrication of three-dimensional architecture for solid state radiation detectors | Mar 29, 1999 | Issued |
Array
(
[id] => 4380470
[patent_doc_number] => 06261860
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-17
[patent_title] => 'Method of fabricating solid-state image sensor'
[patent_app_type] => 1
[patent_app_number] => 9/281284
[patent_app_country] => US
[patent_app_date] => 1999-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 7669
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/261/06261860.pdf
[firstpage_image] =>[orig_patent_app_number] => 281284
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/281284 | Method of fabricating solid-state image sensor | Mar 29, 1999 | Issued |
Array
(
[id] => 4138819
[patent_doc_number] => 06060331
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-09
[patent_title] => 'Method for making heterostructure thermionic coolers'
[patent_app_type] => 1
[patent_app_number] => 9/280284
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 15
[patent_no_of_words] => 5286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/060/06060331.pdf
[firstpage_image] =>[orig_patent_app_number] => 280284
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280284 | Method for making heterostructure thermionic coolers | Mar 28, 1999 | Issued |
Array
(
[id] => 4309817
[patent_doc_number] => 06316289
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-13
[patent_title] => 'Method of forming fine-pitch interconnections employing a standoff mask'
[patent_app_type] => 1
[patent_app_number] => 9/276245
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 10402
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/316/06316289.pdf
[firstpage_image] =>[orig_patent_app_number] => 276245
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276245 | Method of forming fine-pitch interconnections employing a standoff mask | Mar 24, 1999 | Issued |
Array
(
[id] => 4182507
[patent_doc_number] => 06150242
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-21
[patent_title] => 'Method of growing crystalline silicon overlayers on thin amorphous silicon oxide layers and forming by method a resonant tunneling diode'
[patent_app_type] => 1
[patent_app_number] => 9/275706
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 9
[patent_no_of_words] => 1377
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/150/06150242.pdf
[firstpage_image] =>[orig_patent_app_number] => 275706
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275706 | Method of growing crystalline silicon overlayers on thin amorphous silicon oxide layers and forming by method a resonant tunneling diode | Mar 24, 1999 | Issued |
Array
(
[id] => 4124483
[patent_doc_number] => 06127201
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-03
[patent_title] => 'Method for etching a compound semiconductor, a semiconductor laser device and method for producing the same'
[patent_app_type] => 1
[patent_app_number] => 9/270314
[patent_app_country] => US
[patent_app_date] => 1999-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 9862
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/127/06127201.pdf
[firstpage_image] =>[orig_patent_app_number] => 270314
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/270314 | Method for etching a compound semiconductor, a semiconductor laser device and method for producing the same | Mar 15, 1999 | Issued |
Array
(
[id] => 4350665
[patent_doc_number] => 06291321
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization'
[patent_app_type] => 1
[patent_app_number] => 9/265016
[patent_app_country] => US
[patent_app_date] => 1999-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3804
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/291/06291321.pdf
[firstpage_image] =>[orig_patent_app_number] => 265016
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/265016 | Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization | Mar 8, 1999 | Issued |
Array
(
[id] => 4357723
[patent_doc_number] => 06191009
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-20
[patent_title] => 'Method for producing silicon single crystal wafer and silicon single crystal wafer'
[patent_app_type] => 1
[patent_app_number] => 9/264514
[patent_app_country] => US
[patent_app_date] => 1999-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 8921
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/191/06191009.pdf
[firstpage_image] =>[orig_patent_app_number] => 264514
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/264514 | Method for producing silicon single crystal wafer and silicon single crystal wafer | Mar 7, 1999 | Issued |
Array
(
[id] => 4286340
[patent_doc_number] => 06211043
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-03
[patent_title] => 'Method of manufacturing a compound semiconductor thin film on a substrate'
[patent_app_type] => 1
[patent_app_number] => 9/261518
[patent_app_country] => US
[patent_app_date] => 1999-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 9690
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/211/06211043.pdf
[firstpage_image] =>[orig_patent_app_number] => 261518
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/261518 | Method of manufacturing a compound semiconductor thin film on a substrate | Mar 2, 1999 | Issued |
Array
(
[id] => 4358382
[patent_doc_number] => 06168966
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-02
[patent_title] => 'Fabrication of uniform areal sensitivity image array'
[patent_app_type] => 1
[patent_app_number] => 9/252466
[patent_app_country] => US
[patent_app_date] => 1999-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4283
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/168/06168966.pdf
[firstpage_image] =>[orig_patent_app_number] => 252466
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/252466 | Fabrication of uniform areal sensitivity image array | Feb 17, 1999 | Issued |
Array
(
[id] => 4274688
[patent_doc_number] => 06281031
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-28
[patent_title] => 'Method of severing a semiconductor wafer'
[patent_app_type] => 1
[patent_app_number] => 9/250866
[patent_app_country] => US
[patent_app_date] => 1999-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1496
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/281/06281031.pdf
[firstpage_image] =>[orig_patent_app_number] => 250866
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/250866 | Method of severing a semiconductor wafer | Feb 15, 1999 | Issued |
Array
(
[id] => 4321622
[patent_doc_number] => 06331454
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-18
[patent_title] => 'Atomic-level electronic network and method of fabrication'
[patent_app_type] => 1
[patent_app_number] => 9/247884
[patent_app_country] => US
[patent_app_date] => 1999-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 46
[patent_no_of_words] => 11782
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/331/06331454.pdf
[firstpage_image] =>[orig_patent_app_number] => 247884
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/247884 | Atomic-level electronic network and method of fabrication | Feb 9, 1999 | Issued |