
Linh Black
Examiner (ID: 6706, Phone: (571)272-4106 , Office: P/2163 )
| Most Active Art Unit | 2163 |
| Art Unit(s) | 2177, 2159, 2163, 2167, 2169 |
| Total Applications | 793 |
| Issued Applications | 449 |
| Pending Applications | 99 |
| Abandoned Applications | 265 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18162453
[patent_doc_number] => 20230029046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => INTEGRATED CIRCUIT STRUCTURE AND FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/689784
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17689784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/689784 | Integrated circuit structure and fabrication thereof | Mar 7, 2022 | Issued |
Array
(
[id] => 17855264
[patent_doc_number] => 20220285307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => Semiconductor Device, Semiconductor Arrangement and Method for Producing the Same
[patent_app_type] => utility
[patent_app_number] => 17/687797
[patent_app_country] => US
[patent_app_date] => 2022-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17687797
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/687797 | Semiconductor device, semiconductor arrangement and method for producing the same | Mar 6, 2022 | Issued |
Array
(
[id] => 18253574
[patent_doc_number] => 20230080613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/653201
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653201
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653201 | Semiconductor device | Mar 1, 2022 | Issued |
Array
(
[id] => 17660973
[patent_doc_number] => 20220181438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR DEVICE WITH FLOWABLE LAYER
[patent_app_type] => utility
[patent_app_number] => 17/679317
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8559
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17679317
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/679317 | Semiconductor device with flowable layer | Feb 23, 2022 | Issued |
Array
(
[id] => 18913021
[patent_doc_number] => 11876007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Hermetically sealed housing with a semiconductor component and method for manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 17/651612
[patent_app_country] => US
[patent_app_date] => 2022-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5558
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17651612
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/651612 | Hermetically sealed housing with a semiconductor component and method for manufacturing thereof | Feb 17, 2022 | Issued |
Array
(
[id] => 19969530
[patent_doc_number] => 12338120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Sensor
[patent_app_type] => utility
[patent_app_number] => 17/668166
[patent_app_country] => US
[patent_app_date] => 2022-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4024
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17668166
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/668166 | Sensor | Feb 8, 2022 | Issued |
Array
(
[id] => 17615575
[patent_doc_number] => 20220157855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => ACTIVE MATRIX SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/665750
[patent_app_country] => US
[patent_app_date] => 2022-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 457
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17665750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/665750 | Active matrix substrate | Feb 6, 2022 | Issued |
Array
(
[id] => 19906600
[patent_doc_number] => 12283619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Nitride semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/591012
[patent_app_country] => US
[patent_app_date] => 2022-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17591012
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/591012 | Nitride semiconductor device and method of manufacturing the same | Feb 1, 2022 | Issued |
Array
(
[id] => 18541204
[patent_doc_number] => 20230246320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => COUPLING INTERFACES FOR WAVEGUIDE STRUCTURES AND METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/587373
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17587373
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/587373 | COUPLING INTERFACES FOR WAVEGUIDE STRUCTURES AND METHODS OF FABRICATION | Jan 27, 2022 | Issued |
Array
(
[id] => 18541204
[patent_doc_number] => 20230246320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => COUPLING INTERFACES FOR WAVEGUIDE STRUCTURES AND METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/587373
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17587373
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/587373 | COUPLING INTERFACES FOR WAVEGUIDE STRUCTURES AND METHODS OF FABRICATION | Jan 27, 2022 | Issued |
Array
(
[id] => 17884186
[patent_doc_number] => 20220299663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => DETECTION SUBSTRATE, METHOD FOR MANUFACTURING THE SAME AND FLAT PANEL DETECTOR
[patent_app_type] => utility
[patent_app_number] => 17/587390
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17587390
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/587390 | Detection substrate, method for manufacturing the same and flat panel detector | Jan 27, 2022 | Issued |
Array
(
[id] => 19796298
[patent_doc_number] => 12237267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Memory devices and methods of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 17/586740
[patent_app_country] => US
[patent_app_date] => 2022-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 18
[patent_no_of_words] => 10181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17586740
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/586740 | Memory devices and methods of manufacturing thereof | Jan 26, 2022 | Issued |
Array
(
[id] => 17737098
[patent_doc_number] => 20220222558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => QUANTUM ANNEALING DEBUGGING SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/584600
[patent_app_country] => US
[patent_app_date] => 2022-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17584600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/584600 | Quantum annealing debugging systems and methods | Jan 25, 2022 | Issued |
Array
(
[id] => 19093988
[patent_doc_number] => 11955453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Electronic device
[patent_app_type] => utility
[patent_app_number] => 17/583364
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 6106
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583364 | Electronic device | Jan 24, 2022 | Issued |
Array
(
[id] => 17764888
[patent_doc_number] => 20220238501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => METHOD FOR WAFER BONDING AND COMPOUND SEMICONDUCTOR WAFER
[patent_app_type] => utility
[patent_app_number] => 17/583545
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583545
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583545 | Method for wafer bonding and compound semiconductor wafer | Jan 24, 2022 | Issued |
Array
(
[id] => 19414855
[patent_doc_number] => 12080692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Semiconductor device and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/578799
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 5574
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17578799
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/578799 | Semiconductor device and method for manufacturing semiconductor device | Jan 18, 2022 | Issued |
Array
(
[id] => 19973952
[patent_doc_number] => 12342585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Semiconductor structure and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 17/577403
[patent_app_country] => US
[patent_app_date] => 2022-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17577403
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/577403 | Semiconductor structure and fabrication method thereof | Jan 17, 2022 | Issued |
Array
(
[id] => 17660740
[patent_doc_number] => 20220181205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SELECTIVE RECESSING TO FORM A FULLY ALIGNED VIA
[patent_app_type] => utility
[patent_app_number] => 17/571814
[patent_app_country] => US
[patent_app_date] => 2022-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571814
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571814 | Selective recessing to form a fully aligned via | Jan 9, 2022 | Issued |
Array
(
[id] => 17566722
[patent_doc_number] => 20220130871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => HIGH VOLTAGE THREE-DIMENSIONAL DEVICES HAVING DIELECTRIC LINERS
[patent_app_type] => utility
[patent_app_number] => 17/568652
[patent_app_country] => US
[patent_app_date] => 2022-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568652
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568652 | High voltage three-dimensional devices having dielectric liners | Jan 3, 2022 | Issued |
Array
(
[id] => 19229689
[patent_doc_number] => 12009333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/645815
[patent_app_country] => US
[patent_app_date] => 2021-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5148
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17645815
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/645815 | Semiconductor device | Dec 22, 2021 | Issued |