
Linh M. Nguyen
Examiner (ID: 16124)
| Most Active Art Unit | 2816 |
| Art Unit(s) | 3992, 2816, 2857 |
| Total Applications | 1009 |
| Issued Applications | 920 |
| Pending Applications | 36 |
| Abandoned Applications | 53 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1161061
[patent_doc_number] => 06762626
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-13
[patent_title] => 'Phase detector'
[patent_app_type] => B1
[patent_app_number] => 10/422686
[patent_app_country] => US
[patent_app_date] => 2003-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5399
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/762/06762626.pdf
[firstpage_image] =>[orig_patent_app_number] => 10422686
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/422686 | Phase detector | Apr 23, 2003 | Issued |
Array
(
[id] => 1044496
[patent_doc_number] => 06867631
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-15
[patent_title] => 'Synchronous frequency convertor for timebase signal generation'
[patent_app_type] => utility
[patent_app_number] => 10/418622
[patent_app_country] => US
[patent_app_date] => 2003-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4094
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867631.pdf
[firstpage_image] =>[orig_patent_app_number] => 10418622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/418622 | Synchronous frequency convertor for timebase signal generation | Apr 17, 2003 | Issued |
Array
(
[id] => 6768390
[patent_doc_number] => 20030214330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Phase-locked loop circuit'
[patent_app_type] => new
[patent_app_number] => 10/418167
[patent_app_country] => US
[patent_app_date] => 2003-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5050
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20030214330.pdf
[firstpage_image] =>[orig_patent_app_number] => 10418167
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/418167 | Phase-locked loop circuit | Apr 17, 2003 | Abandoned |
Array
(
[id] => 752718
[patent_doc_number] => 07023284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-04
[patent_title] => 'Dual loop phase locked loop'
[patent_app_type] => utility
[patent_app_number] => 10/485861
[patent_app_country] => US
[patent_app_date] => 2003-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 13069
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/023/07023284.pdf
[firstpage_image] =>[orig_patent_app_number] => 10485861
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/485861 | Dual loop phase locked loop | Apr 16, 2003 | Issued |
Array
(
[id] => 7370976
[patent_doc_number] => 20040027183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-12
[patent_title] => 'Amplitude and rise-time sensitive timing-shaping filters with built-in pulse-tail cancellation for high count-rate operation'
[patent_app_type] => new
[patent_app_number] => 10/418446
[patent_app_country] => US
[patent_app_date] => 2003-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20040027183.pdf
[firstpage_image] =>[orig_patent_app_number] => 10418446
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/418446 | Amplitude and rise-time sensitive timing-shaping filters with built-in pulse-tail cancellation for high count-rate operation | Apr 16, 2003 | Issued |
Array
(
[id] => 6820329
[patent_doc_number] => 20030218490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-27
[patent_title] => 'Circuit and method for generating internal clock signal'
[patent_app_type] => new
[patent_app_number] => 10/413961
[patent_app_country] => US
[patent_app_date] => 2003-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7225
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20030218490.pdf
[firstpage_image] =>[orig_patent_app_number] => 10413961
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/413961 | Circuit and method for generating internal clock signal | Apr 14, 2003 | Issued |
Array
(
[id] => 1137854
[patent_doc_number] => 06784768
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-31
[patent_title] => 'Method and apparatus for coupling energy to/from dielectric resonators'
[patent_app_type] => B1
[patent_app_number] => 10/410781
[patent_app_country] => US
[patent_app_date] => 2003-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 6293
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/784/06784768.pdf
[firstpage_image] =>[orig_patent_app_number] => 10410781
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/410781 | Method and apparatus for coupling energy to/from dielectric resonators | Apr 8, 2003 | Issued |
Array
(
[id] => 1022920
[patent_doc_number] => 06888420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-03
[patent_title] => 'RF MEMS switch matrix'
[patent_app_type] => utility
[patent_app_number] => 10/407056
[patent_app_country] => US
[patent_app_date] => 2003-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5664
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/888/06888420.pdf
[firstpage_image] =>[orig_patent_app_number] => 10407056
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/407056 | RF MEMS switch matrix | Apr 2, 2003 | Issued |
Array
(
[id] => 1117272
[patent_doc_number] => 06801067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-05
[patent_title] => 'Analog synchronous mirror delay circuit, method of generating a clock and internal clock generator using the same'
[patent_app_type] => B2
[patent_app_number] => 10/404102
[patent_app_country] => US
[patent_app_date] => 2003-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3939
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/801/06801067.pdf
[firstpage_image] =>[orig_patent_app_number] => 10404102
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/404102 | Analog synchronous mirror delay circuit, method of generating a clock and internal clock generator using the same | Apr 1, 2003 | Issued |
Array
(
[id] => 1117344
[patent_doc_number] => 06801105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-05
[patent_title] => 'Resonator of radio-frequency filter'
[patent_app_type] => B2
[patent_app_number] => 10/404929
[patent_app_country] => US
[patent_app_date] => 2003-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 5633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/801/06801105.pdf
[firstpage_image] =>[orig_patent_app_number] => 10404929
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/404929 | Resonator of radio-frequency filter | Mar 31, 2003 | Issued |
Array
(
[id] => 7335248
[patent_doc_number] => 20040189372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Timing vernier using a delay locked loop'
[patent_app_type] => new
[patent_app_number] => 10/402130
[patent_app_country] => US
[patent_app_date] => 2003-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6241
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20040189372.pdf
[firstpage_image] =>[orig_patent_app_number] => 10402130
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/402130 | Timing vernier using a delay locked loop | Mar 30, 2003 | Issued |
Array
(
[id] => 7629191
[patent_doc_number] => 06819166
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-16
[patent_title] => 'Continuous-time, low-frequency-gain/high-frequency-boosting joint adaptation equalizer and method'
[patent_app_type] => B1
[patent_app_number] => 10/403477
[patent_app_country] => US
[patent_app_date] => 2003-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4002
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/819/06819166.pdf
[firstpage_image] =>[orig_patent_app_number] => 10403477
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/403477 | Continuous-time, low-frequency-gain/high-frequency-boosting joint adaptation equalizer and method | Mar 30, 2003 | Issued |
Array
(
[id] => 651436
[patent_doc_number] => 07113014
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-26
[patent_title] => 'Pulse width modulator'
[patent_app_type] => utility
[patent_app_number] => 10/402091
[patent_app_country] => US
[patent_app_date] => 2003-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4891
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/113/07113014.pdf
[firstpage_image] =>[orig_patent_app_number] => 10402091
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/402091 | Pulse width modulator | Mar 27, 2003 | Issued |
Array
(
[id] => 1125813
[patent_doc_number] => 06794918
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-21
[patent_title] => 'Loop-back clock phase generator'
[patent_app_type] => B1
[patent_app_number] => 10/402022
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3392
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/794/06794918.pdf
[firstpage_image] =>[orig_patent_app_number] => 10402022
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/402022 | Loop-back clock phase generator | Mar 26, 2003 | Issued |
Array
(
[id] => 7355562
[patent_doc_number] => 20040090258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-13
[patent_title] => 'Clock pulse generator'
[patent_app_type] => new
[patent_app_number] => 10/397182
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20040090258.pdf
[firstpage_image] =>[orig_patent_app_number] => 10397182
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/397182 | Clock pulse generator | Mar 26, 2003 | Issued |
Array
(
[id] => 1133502
[patent_doc_number] => 06788119
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-07
[patent_title] => 'Delay line circuit providing clock pulse width restoration in delay lock loops'
[patent_app_type] => B1
[patent_app_number] => 10/402058
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5610
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/788/06788119.pdf
[firstpage_image] =>[orig_patent_app_number] => 10402058
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/402058 | Delay line circuit providing clock pulse width restoration in delay lock loops | Mar 26, 2003 | Issued |
Array
(
[id] => 1086921
[patent_doc_number] => 06831530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-14
[patent_title] => 'Monolithic LC filter with enhanced magnetic coupling between resonator inductors'
[patent_app_type] => B2
[patent_app_number] => 10/397233
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3283
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/831/06831530.pdf
[firstpage_image] =>[orig_patent_app_number] => 10397233
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/397233 | Monolithic LC filter with enhanced magnetic coupling between resonator inductors | Mar 26, 2003 | Issued |
Array
(
[id] => 1035532
[patent_doc_number] => 06876270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-05
[patent_title] => 'Symmetric microwave filter and microwave integrated circuit merging the same'
[patent_app_type] => utility
[patent_app_number] => 10/397258
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 42
[patent_no_of_words] => 14768
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/876/06876270.pdf
[firstpage_image] =>[orig_patent_app_number] => 10397258
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/397258 | Symmetric microwave filter and microwave integrated circuit merging the same | Mar 26, 2003 | Issued |
Array
(
[id] => 6820324
[patent_doc_number] => 20030218485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-27
[patent_title] => 'Charge-pump circuit for charge-share suppression'
[patent_app_type] => new
[patent_app_number] => 10/386555
[patent_app_country] => US
[patent_app_date] => 2003-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 3904
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20030218485.pdf
[firstpage_image] =>[orig_patent_app_number] => 10386555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/386555 | Charge-pump circuit for charge-share suppression | Mar 12, 2003 | Issued |
Array
(
[id] => 944462
[patent_doc_number] => 06967516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Semiconductor testing apparatus with a variable delay circuit'
[patent_app_type] => utility
[patent_app_number] => 10/379261
[patent_app_country] => US
[patent_app_date] => 2003-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 10580
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967516.pdf
[firstpage_image] =>[orig_patent_app_number] => 10379261
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/379261 | Semiconductor testing apparatus with a variable delay circuit | Mar 3, 2003 | Issued |