
Linh V. Nguyen
Examiner (ID: 5541, Phone: (571)272-1810 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2819, 2845, 3992 |
| Total Applications | 2307 |
| Issued Applications | 2062 |
| Pending Applications | 115 |
| Abandoned Applications | 167 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18380514
[patent_doc_number] => 20230155604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => SINGLE-ENDED ANALOG SIGNAL RECEIVER APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/982352
[patent_app_country] => US
[patent_app_date] => 2022-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10626
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17982352
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/982352 | Single-ended analog signal receiver apparatus | Nov 6, 2022 | Issued |
Array
(
[id] => 18728035
[patent_doc_number] => 20230342328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => Nonlinear, decentralized Processing Unit and Related Systems or Methodologies
[patent_app_type] => utility
[patent_app_number] => 17/979573
[patent_app_country] => US
[patent_app_date] => 2022-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17979573
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/979573 | Nonlinear, decentralized processing unit and related systems or methodologies | Nov 1, 2022 | Issued |
Array
(
[id] => 18380507
[patent_doc_number] => 20230155597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => Method of reducing conduction loss and switching loss applied in driving circuit and driving circuit using the same
[patent_app_type] => utility
[patent_app_number] => 18/051015
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18051015
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/051015 | Method of reducing conduction loss and switching loss applied in driving circuit and driving circuit using the same | Oct 30, 2022 | Issued |
Array
(
[id] => 19705576
[patent_doc_number] => 12199626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Dynamic high-resolution analog to digital converter and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 17/973785
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7803
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17973785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/973785 | Dynamic high-resolution analog to digital converter and operating method thereof | Oct 25, 2022 | Issued |
Array
(
[id] => 20244711
[patent_doc_number] => 12425045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Computer data compression utilizing multiple symbol alphabets and dynamic binding of symbol alphabets
[patent_app_type] => utility
[patent_app_number] => 18/047330
[patent_app_country] => US
[patent_app_date] => 2022-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4981
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18047330
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/047330 | Computer data compression utilizing multiple symbol alphabets and dynamic binding of symbol alphabets | Oct 17, 2022 | Issued |
Array
(
[id] => 19487864
[patent_doc_number] => 12107596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Successive approximation register based time-to-digital converter using a time difference amplifier
[patent_app_type] => utility
[patent_app_number] => 17/961845
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 11126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961845
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961845 | Successive approximation register based time-to-digital converter using a time difference amplifier | Oct 6, 2022 | Issued |
Array
(
[id] => 18299149
[patent_doc_number] => 20230108835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => RANDOMLY JITTERED UNDER-SAMPLING FOR EFFICIENT DATA ACQUISITION AND ANALYSIS IN DIGITAL METERING, GFCI, AFCI, AND DIGITAL SIGNAL PROCESSING APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/959235
[patent_app_country] => US
[patent_app_date] => 2022-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17959235
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/959235 | Randomly jittered under-sampling for efficient data acquisition and analysis in digital metering, GFCI, AFCI, and digital signal processing applications | Oct 2, 2022 | Issued |
Array
(
[id] => 19357390
[patent_doc_number] => 12057856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Calibrating device for digital-to-analog conversion
[patent_app_type] => utility
[patent_app_number] => 17/954367
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3278
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954367 | Calibrating device for digital-to-analog conversion | Sep 27, 2022 | Issued |
Array
(
[id] => 19680010
[patent_doc_number] => 12191887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Three-dimensional data encoding method, three-dimensional data decoding method, three-dimensional data encoding device, and three-dimensional data decoding device
[patent_app_type] => utility
[patent_app_number] => 17/952682
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 77
[patent_figures_cnt] => 109
[patent_no_of_words] => 49110
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17952682
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/952682 | Three-dimensional data encoding method, three-dimensional data decoding method, three-dimensional data encoding device, and three-dimensional data decoding device | Sep 25, 2022 | Issued |
Array
(
[id] => 19415384
[patent_doc_number] => 12081228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Transition smoothing apparatus for reducing spurious input to a system under feedback control
[patent_app_type] => utility
[patent_app_number] => 17/934601
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9417
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934601
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934601 | Transition smoothing apparatus for reducing spurious input to a system under feedback control | Sep 22, 2022 | Issued |
Array
(
[id] => 19445186
[patent_doc_number] => 12095483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Sigma-delta ADC circuit with bias compensation and microphone circuit having a sigma-delta ADC circuit with bias compensation
[patent_app_type] => utility
[patent_app_number] => 17/950582
[patent_app_country] => US
[patent_app_date] => 2022-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17950582
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/950582 | Sigma-delta ADC circuit with bias compensation and microphone circuit having a sigma-delta ADC circuit with bias compensation | Sep 21, 2022 | Issued |
Array
(
[id] => 19734336
[patent_doc_number] => 12212344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Information processing apparatus and preset dictionary generating method
[patent_app_type] => utility
[patent_app_number] => 17/941376
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10325
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941376
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/941376 | Information processing apparatus and preset dictionary generating method | Sep 8, 2022 | Issued |
Array
(
[id] => 19154250
[patent_doc_number] => 11979175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Method and apparatus for variable rate compression with a conditional autoencoder
[patent_app_type] => utility
[patent_app_number] => 17/941318
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941318
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/941318 | Method and apparatus for variable rate compression with a conditional autoencoder | Sep 8, 2022 | Issued |
Array
(
[id] => 19845612
[patent_doc_number] => 20250090963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => EFFICIENT PACKET-LOSS PROTECTED DATA ENCODING AND/OR DECODING
[patent_app_type] => utility
[patent_app_number] => 18/294490
[patent_app_country] => US
[patent_app_date] => 2022-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18294490
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/294490 | EFFICIENT PACKET-LOSS PROTECTED DATA ENCODING AND/OR DECODING | Sep 7, 2022 | Pending |
Array
(
[id] => 19008750
[patent_doc_number] => 20240072821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => DIGITAL-TO-TIME CONVERTER MISMATCH COMPENSATION
[patent_app_type] => utility
[patent_app_number] => 17/899430
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17899430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/899430 | Digital-to-time converter mismatch compensation | Aug 29, 2022 | Issued |
Array
(
[id] => 19008749
[patent_doc_number] => 20240072820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => Multi-Bit Voltage-to-Delay Conversion in Data Converter Circuitry
[patent_app_type] => utility
[patent_app_number] => 17/898844
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11026
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17898844
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/898844 | Multi-bit voltage-to-delay conversion in data converter circuitry | Aug 29, 2022 | Issued |
Array
(
[id] => 19357394
[patent_doc_number] => 12057860
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-08-06
[patent_title] => Lossy statistical data compression
[patent_app_type] => utility
[patent_app_number] => 17/897508
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17897508
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/897508 | Lossy statistical data compression | Aug 28, 2022 | Issued |
Array
(
[id] => 18294221
[patent_doc_number] => 20230103907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => RESISTOR-BASED DIGITAL TO ANALOG CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/894019
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17894019
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/894019 | Resistor-based digital to analog converter | Aug 22, 2022 | Issued |
Array
(
[id] => 18081925
[patent_doc_number] => 20220407537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER WITH EMBEDDED FILTERING
[patent_app_type] => utility
[patent_app_number] => 17/893076
[patent_app_country] => US
[patent_app_date] => 2022-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893076
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/893076 | Successive approximation register analog-to-digital converter with embedded filtering | Aug 21, 2022 | Issued |
Array
(
[id] => 18821925
[patent_doc_number] => 20230396266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => CONROL LOOP CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 17/892760
[patent_app_country] => US
[patent_app_date] => 2022-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17892760
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/892760 | Control loop circuitry | Aug 21, 2022 | Issued |