
Lisa A. Kilday
Examiner (ID: 6965)
| Most Active Art Unit | 2829 |
| Art Unit(s) | 2813, 2829 |
| Total Applications | 329 |
| Issued Applications | 312 |
| Pending Applications | 7 |
| Abandoned Applications | 10 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1553467
[patent_doc_number] => 06348373
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-19
[patent_title] => 'Method for improving electrical properties of high dielectric constant films'
[patent_app_type] => B1
[patent_app_number] => 09/538017
[patent_app_country] => US
[patent_app_date] => 2000-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3035
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/348/06348373.pdf
[firstpage_image] =>[orig_patent_app_number] => 09538017
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/538017 | Method for improving electrical properties of high dielectric constant films | Mar 28, 2000 | Issued |
Array
(
[id] => 1564889
[patent_doc_number] => 06338996
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-15
[patent_title] => 'Semiconductor memory device production method'
[patent_app_type] => B1
[patent_app_number] => 09/537415
[patent_app_country] => US
[patent_app_date] => 2000-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2941
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/338/06338996.pdf
[firstpage_image] =>[orig_patent_app_number] => 09537415
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/537415 | Semiconductor memory device production method | Mar 28, 2000 | Issued |
Array
(
[id] => 4337093
[patent_doc_number] => 06333278
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-25
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => 1
[patent_app_number] => 9/526175
[patent_app_country] => US
[patent_app_date] => 2000-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4694
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/333/06333278.pdf
[firstpage_image] =>[orig_patent_app_number] => 526175
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/526175 | Semiconductor device and manufacturing method thereof | Mar 14, 2000 | Issued |
Array
(
[id] => 1561266
[patent_doc_number] => 06362114
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Semiconductor processing methods of forming an oxynitride film on a silicon substrate'
[patent_app_type] => B1
[patent_app_number] => 09/514415
[patent_app_country] => US
[patent_app_date] => 2000-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1962
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362114.pdf
[firstpage_image] =>[orig_patent_app_number] => 09514415
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/514415 | Semiconductor processing methods of forming an oxynitride film on a silicon substrate | Feb 27, 2000 | Issued |
Array
(
[id] => 7640266
[patent_doc_number] => 06395648
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Wafer processing system'
[patent_app_type] => B1
[patent_app_number] => 09/513106
[patent_app_country] => US
[patent_app_date] => 2000-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 36
[patent_no_of_words] => 5058
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 7
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/395/06395648.pdf
[firstpage_image] =>[orig_patent_app_number] => 09513106
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/513106 | Wafer processing system | Feb 24, 2000 | Issued |
Array
(
[id] => 1435938
[patent_doc_number] => 06355581
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-12
[patent_title] => 'Gas-phase additives for an enhancement of lateral etch component during high density plasma film deposition to improve film gap-fill capability'
[patent_app_type] => B1
[patent_app_number] => 09/511276
[patent_app_country] => US
[patent_app_date] => 2000-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4867
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/355/06355581.pdf
[firstpage_image] =>[orig_patent_app_number] => 09511276
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/511276 | Gas-phase additives for an enhancement of lateral etch component during high density plasma film deposition to improve film gap-fill capability | Feb 22, 2000 | Issued |
Array
(
[id] => 1536173
[patent_doc_number] => 06337272
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-08
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/505666
[patent_app_country] => US
[patent_app_date] => 2000-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 10168
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/337/06337272.pdf
[firstpage_image] =>[orig_patent_app_number] => 09505666
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/505666 | Method of manufacturing a semiconductor device | Feb 16, 2000 | Issued |
Array
(
[id] => 1416788
[patent_doc_number] => 06518201
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-11
[patent_title] => 'Method for fabricating semiconductor integrated circuit device'
[patent_app_type] => B1
[patent_app_number] => 09/494036
[patent_app_country] => US
[patent_app_date] => 2000-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 34
[patent_no_of_words] => 18360
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/518/06518201.pdf
[firstpage_image] =>[orig_patent_app_number] => 09494036
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/494036 | Method for fabricating semiconductor integrated circuit device | Jan 30, 2000 | Issued |
Array
(
[id] => 1532739
[patent_doc_number] => 06410458
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-25
[patent_title] => 'Method and system for eliminating voids in a semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/494755
[patent_app_country] => US
[patent_app_date] => 2000-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1537
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/410/06410458.pdf
[firstpage_image] =>[orig_patent_app_number] => 09494755
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/494755 | Method and system for eliminating voids in a semiconductor device | Jan 30, 2000 | Issued |
Array
(
[id] => 1561265
[patent_doc_number] => 06362113
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Method of forming pattern'
[patent_app_type] => B1
[patent_app_number] => 09/491067
[patent_app_country] => US
[patent_app_date] => 2000-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 49
[patent_no_of_words] => 6074
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362113.pdf
[firstpage_image] =>[orig_patent_app_number] => 09491067
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/491067 | Method of forming pattern | Jan 24, 2000 | Issued |
Array
(
[id] => 1542690
[patent_doc_number] => 06372618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-04-16
[patent_title] => 'Methods of forming semiconductor structures'
[patent_app_type] => B2
[patent_app_number] => 09/478975
[patent_app_country] => US
[patent_app_date] => 2000-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5091
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/372/06372618.pdf
[firstpage_image] =>[orig_patent_app_number] => 09478975
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/478975 | Methods of forming semiconductor structures | Jan 5, 2000 | Issued |
Array
(
[id] => 4318414
[patent_doc_number] => 06248615
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-19
[patent_title] => 'Wiring patterned film and production thereof'
[patent_app_type] => 1
[patent_app_number] => 9/476786
[patent_app_country] => US
[patent_app_date] => 1999-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 7732
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/248/06248615.pdf
[firstpage_image] =>[orig_patent_app_number] => 476786
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/476786 | Wiring patterned film and production thereof | Dec 29, 1999 | Issued |
Array
(
[id] => 1205761
[patent_doc_number] => 06716769
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-06
[patent_title] => 'Use of a plasma source to form a layer during the formation of a semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/470650
[patent_app_country] => US
[patent_app_date] => 1999-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 2508
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/716/06716769.pdf
[firstpage_image] =>[orig_patent_app_number] => 09470650
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/470650 | Use of a plasma source to form a layer during the formation of a semiconductor device | Dec 21, 1999 | Issued |
Array
(
[id] => 4369272
[patent_doc_number] => 06287957
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Self-aligned contact process'
[patent_app_type] => 1
[patent_app_number] => 9/468196
[patent_app_country] => US
[patent_app_date] => 1999-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 1813
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/287/06287957.pdf
[firstpage_image] =>[orig_patent_app_number] => 468196
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/468196 | Self-aligned contact process | Dec 20, 1999 | Issued |
Array
(
[id] => 4270453
[patent_doc_number] => 06245667
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-12
[patent_title] => 'Method of forming via'
[patent_app_type] => 1
[patent_app_number] => 9/465905
[patent_app_country] => US
[patent_app_date] => 1999-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1704
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/245/06245667.pdf
[firstpage_image] =>[orig_patent_app_number] => 465905
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/465905 | Method of forming via | Dec 16, 1999 | Issued |
Array
(
[id] => 1412993
[patent_doc_number] => 06524971
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-25
[patent_title] => 'Method of deposition of films'
[patent_app_type] => B1
[patent_app_number] => 09/465633
[patent_app_country] => US
[patent_app_date] => 1999-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3419
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/524/06524971.pdf
[firstpage_image] =>[orig_patent_app_number] => 09465633
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/465633 | Method of deposition of films | Dec 16, 1999 | Issued |
Array
(
[id] => 4302753
[patent_doc_number] => 06251789
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-26
[patent_title] => 'Selective slurries for the formation of conductive structures'
[patent_app_type] => 1
[patent_app_number] => 9/464156
[patent_app_country] => US
[patent_app_date] => 1999-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2420
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/251/06251789.pdf
[firstpage_image] =>[orig_patent_app_number] => 464156
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/464156 | Selective slurries for the formation of conductive structures | Dec 15, 1999 | Issued |
Array
(
[id] => 4378435
[patent_doc_number] => 06303494
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-16
[patent_title] => 'Method of forming gate electrode in semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/460815
[patent_app_country] => US
[patent_app_date] => 1999-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1503
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/303/06303494.pdf
[firstpage_image] =>[orig_patent_app_number] => 460815
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/460815 | Method of forming gate electrode in semiconductor device | Dec 13, 1999 | Issued |
Array
(
[id] => 4322244
[patent_doc_number] => 06331495
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-18
[patent_title] => 'Semiconductor structure useful in a self-aligned contact etch and method for making same'
[patent_app_type] => 1
[patent_app_number] => 9/457995
[patent_app_country] => US
[patent_app_date] => 1999-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5522
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/331/06331495.pdf
[firstpage_image] =>[orig_patent_app_number] => 457995
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/457995 | Semiconductor structure useful in a self-aligned contact etch and method for making same | Dec 8, 1999 | Issued |
Array
(
[id] => 6080987
[patent_doc_number] => 20020081759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-27
[patent_title] => 'METHOD AND APPARATUS FOR REDUCING FIXED CHARGES IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => new
[patent_app_number] => 09/457086
[patent_app_country] => US
[patent_app_date] => 1999-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2985
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20020081759.pdf
[firstpage_image] =>[orig_patent_app_number] => 09457086
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/457086 | Method and apparatus for reducing fixed charges in a semiconductor device | Dec 6, 1999 | Issued |