
Lisa S. Park
Examiner (ID: 4161)
| Most Active Art Unit | 1729 |
| Art Unit(s) | 1729 |
| Total Applications | 793 |
| Issued Applications | 550 |
| Pending Applications | 105 |
| Abandoned Applications | 172 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17676728
[patent_doc_number] => 20220189895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/401364
[patent_app_country] => US
[patent_app_date] => 2021-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17401364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/401364 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Aug 12, 2021 | Abandoned |
Array
(
[id] => 18804312
[patent_doc_number] => 11837475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-05
[patent_title] => Semiconductor device including conductive line and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/395030
[patent_app_country] => US
[patent_app_date] => 2021-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 39
[patent_no_of_words] => 10478
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17395030
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/395030 | Semiconductor device including conductive line and method for manufacturing the same | Aug 4, 2021 | Issued |
Array
(
[id] => 18927389
[patent_doc_number] => 20240030393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => MICRO LIGHT EMITTING DIODE DISPLAY PANEL, MANUFACTURING METHOD THEREOF AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/438953
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17438953
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/438953 | Micro light emitting diode display panel, manufacturing method thereof and display device | Jul 22, 2021 | Issued |
Array
(
[id] => 17174156
[patent_doc_number] => 20210327827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => FIELD EFFECT TRANSISTOR AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/363446
[patent_app_country] => US
[patent_app_date] => 2021-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17363446
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/363446 | Field effect transistor and semiconductor device | Jun 29, 2021 | Issued |
Array
(
[id] => 17373757
[patent_doc_number] => 20220028809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => ELECTRONIC SUBSTRATE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/363018
[patent_app_country] => US
[patent_app_date] => 2021-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17363018
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/363018 | Electronic substrate and electronic device | Jun 29, 2021 | Issued |
Array
(
[id] => 19351338
[patent_doc_number] => 20240260302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => DISPLAY DEVICE, METHOD FOR PRODUCING DISPLAY DEVICE, AND AQUEOUS SOLUTION
[patent_app_type] => utility
[patent_app_number] => 18/561063
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8623
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18561063
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/561063 | DISPLAY DEVICE, METHOD FOR PRODUCING DISPLAY DEVICE, AND AQUEOUS SOLUTION | Jun 23, 2021 | Pending |
Array
(
[id] => 18623856
[patent_doc_number] => 11756912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Semiconductor device and manufacturing method for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/350001
[patent_app_country] => US
[patent_app_date] => 2021-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2602
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17350001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/350001 | Semiconductor device and manufacturing method for semiconductor device | Jun 16, 2021 | Issued |
Array
(
[id] => 18608114
[patent_doc_number] => 11749592
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Package-on-package type semiconductor package including a lower semiconductor package and an upper semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/348936
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9556
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17348936
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/348936 | Package-on-package type semiconductor package including a lower semiconductor package and an upper semiconductor package | Jun 15, 2021 | Issued |
Array
(
[id] => 18317565
[patent_doc_number] => 11631649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Bonded body and manufacturing method of bonded body
[patent_app_type] => utility
[patent_app_number] => 17/345532
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4340
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17345532
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/345532 | Bonded body and manufacturing method of bonded body | Jun 10, 2021 | Issued |
Array
(
[id] => 17738086
[patent_doc_number] => 20220223548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 17/342869
[patent_app_country] => US
[patent_app_date] => 2021-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17342869
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/342869 | Semiconductor device and method | Jun 8, 2021 | Issued |
Array
(
[id] => 18688371
[patent_doc_number] => 11784114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-10
[patent_title] => Plated metal layer in power packages
[patent_app_type] => utility
[patent_app_number] => 17/334491
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4754
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334491
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334491 | Plated metal layer in power packages | May 27, 2021 | Issued |
Array
(
[id] => 17536984
[patent_doc_number] => 20220115593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => ORGANIC-INORGANIC METAL HALIDE GLASS
[patent_app_type] => utility
[patent_app_number] => 17/333862
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17333862
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/333862 | Organic-inorganic metal halide glass | May 27, 2021 | Issued |
Array
(
[id] => 18024277
[patent_doc_number] => 20220375776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => LOW IMPEDANCE CURRENT PATH FOR EDGE NON-UNIFORMITY TUNING
[patent_app_type] => utility
[patent_app_number] => 17/324495
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8119
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324495 | Low impedance current path for edge non-uniformity tuning | May 18, 2021 | Issued |
Array
(
[id] => 18874770
[patent_doc_number] => 11862593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Electroplated indium bump stacks for cryogenic electronics
[patent_app_type] => utility
[patent_app_number] => 17/315115
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 6300
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315115
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315115 | Electroplated indium bump stacks for cryogenic electronics | May 6, 2021 | Issued |
Array
(
[id] => 17040690
[patent_doc_number] => 20210257326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/307938
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307938
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307938 | Method of manufacturing semiconductor device | May 3, 2021 | Issued |
Array
(
[id] => 18408954
[patent_doc_number] => 20230170307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => FLEXIBLE HYBRID ELECTRONIC SYSTEM PROCESSING METHOD AND FLEXIBLE HYBRID ELECTRONIC SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/763217
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7872
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17763217
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/763217 | Flexible hybrid electronic system processing method and flexible hybrid electronic system | Apr 29, 2021 | Issued |
Array
(
[id] => 17986029
[patent_doc_number] => 20220352066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => ELECTRONIC DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/243456
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/243456 | Electronic device package and method of manufacturing the same | Apr 27, 2021 | Issued |
Array
(
[id] => 17963715
[patent_doc_number] => 20220344296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => SEMICONDUCTOR DEVICE UNDER BUMP STRUCTURE AND METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/239888
[patent_app_country] => US
[patent_app_date] => 2021-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17239888
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/239888 | Semiconductor device under bump structure and method therefor | Apr 25, 2021 | Issued |
Array
(
[id] => 17963714
[patent_doc_number] => 20220344295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => SEMICONDUCTOR INTERCONNECT STRUCTURES WITH CONDUCTIVE ELEMENTS, AND ASSOCIATED SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/236499
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6820
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17236499
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/236499 | Semiconductor interconnect structures with conductive elements, and associated systems and methods | Apr 20, 2021 | Issued |
Array
(
[id] => 19797974
[patent_doc_number] => 12238973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Display substrate and preparation method thereof, and display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/637458
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 21359
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17637458
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/637458 | Display substrate and preparation method thereof, and display apparatus | Apr 20, 2021 | Issued |