
Lissi Mojica Marquis
Examiner (ID: 14253)
| Most Active Art Unit | 3104 |
| Art Unit(s) | 3613, 3107, 3614, 3661, 3104, 3105 |
| Total Applications | 667 |
| Issued Applications | 565 |
| Pending Applications | 34 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19679353
[patent_doc_number] => 12191225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Ball grid array package design
[patent_app_type] => utility
[patent_app_number] => 18/375750
[patent_app_country] => US
[patent_app_date] => 2023-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4123
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18375750
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/375750 | Ball grid array package design | Oct 1, 2023 | Issued |
Array
(
[id] => 19654470
[patent_doc_number] => 12176270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Package structure with photonic die and method
[patent_app_type] => utility
[patent_app_number] => 18/472227
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 8413
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472227 | Package structure with photonic die and method | Sep 21, 2023 | Issued |
Array
(
[id] => 19639624
[patent_doc_number] => 12170239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Direct bonded copper substrates fabricated using silver sintering
[patent_app_type] => utility
[patent_app_number] => 18/469615
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18469615
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/469615 | Direct bonded copper substrates fabricated using silver sintering | Sep 18, 2023 | Issued |
Array
(
[id] => 19341451
[patent_doc_number] => 12051648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Semiconductor device with air gap below landing pad and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/367052
[patent_app_country] => US
[patent_app_date] => 2023-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 11585
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18367052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/367052 | Semiconductor device with air gap below landing pad and method for forming the same | Sep 11, 2023 | Issued |
Array
(
[id] => 19500359
[patent_doc_number] => 20240339377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/463550
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8553
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18463550
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/463550 | SEMICONDUCTOR DEVICE | Sep 7, 2023 | Pending |
Array
(
[id] => 19038366
[patent_doc_number] => 20240088181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 18/454110
[patent_app_country] => US
[patent_app_date] => 2023-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18454110
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/454110 | IMAGE SENSOR | Aug 22, 2023 | Pending |
Array
(
[id] => 19788547
[patent_doc_number] => 20250062226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => THREE-DIMENSIONAL INTEGRATED CIRCUIT STACK
[patent_app_type] => utility
[patent_app_number] => 18/450358
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18450358
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/450358 | THREE-DIMENSIONAL INTEGRATED CIRCUIT STACK | Aug 14, 2023 | Pending |
Array
(
[id] => 19788539
[patent_doc_number] => 20250062218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => METAL INSULATOR METAL CAPACITOR (MIM CAPACITOR)
[patent_app_type] => utility
[patent_app_number] => 18/449941
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18449941
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/449941 | METAL INSULATOR METAL CAPACITOR (MIM CAPACITOR) | Aug 14, 2023 | Pending |
Array
(
[id] => 19749538
[patent_doc_number] => 20250038103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => STRUCTURE OF MIM CAPACITOR AND HEAT SINK
[patent_app_type] => utility
[patent_app_number] => 18/233877
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233877
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233877 | STRUCTURE OF MIM CAPACITOR AND HEAT SINK | Aug 13, 2023 | Pending |
Array
(
[id] => 19500381
[patent_doc_number] => 20240339399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING DIELECTRIC LINER AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/232837
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232837 | Semiconductor structure having dielectric liner and method of manufacturing the same | Aug 10, 2023 | Issued |
Array
(
[id] => 19071301
[patent_doc_number] => 20240105727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => Vertical Transistor Cell Structures Utilizing Topside and Backside Resources
[patent_app_type] => utility
[patent_app_number] => 18/448746
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18448746
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/448746 | Vertical Transistor Cell Structures Utilizing Topside and Backside Resources | Aug 10, 2023 | Pending |
Array
(
[id] => 19086263
[patent_doc_number] => 20240113064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => POWER LEADFRAME PACKAGE WITH REDUCED SOLDER VOIDS
[patent_app_type] => utility
[patent_app_number] => 18/233092
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2415
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233092
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233092 | POWER LEADFRAME PACKAGE WITH REDUCED SOLDER VOIDS | Aug 10, 2023 | Pending |
Array
(
[id] => 18823171
[patent_doc_number] => 20230397512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => NOVEL RESISTIVE RANDOM ACCESS MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/232750
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7483
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232750
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232750 | Resistive random access memory device | Aug 9, 2023 | Issued |
Array
(
[id] => 18812656
[patent_doc_number] => 20230386993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => Semiconductor Devices Including Decoupling Capacitors
[patent_app_type] => utility
[patent_app_number] => 18/446648
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15143
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446648
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446648 | Semiconductor devices including decoupling capacitors | Aug 8, 2023 | Issued |
Array
(
[id] => 18907839
[patent_doc_number] => 20240023324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/446506
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446506
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446506 | THREE-DIMENSIONAL SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME | Aug 8, 2023 | Pending |
Array
(
[id] => 19430059
[patent_doc_number] => 12089513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Phase change random access memory device
[patent_app_type] => utility
[patent_app_number] => 18/231750
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 7191
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18231750
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/231750 | Phase change random access memory device | Aug 7, 2023 | Issued |
Array
(
[id] => 19696446
[patent_doc_number] => 20250014991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/446430
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446430
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446430 | SEMICONDUCTOR DEVICE | Aug 7, 2023 | Pending |
Array
(
[id] => 19926389
[patent_doc_number] => 12300685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Display apparatus and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/366513
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 47
[patent_no_of_words] => 9956
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366513
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366513 | Display apparatus and manufacturing method thereof | Aug 6, 2023 | Issued |
Array
(
[id] => 19773432
[patent_doc_number] => 20250054858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING LOW-RESISTANCE VIA CONTACT
[patent_app_type] => utility
[patent_app_number] => 18/230673
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18230673
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/230673 | SEMICONDUCTOR STRUCTURE HAVING LOW-RESISTANCE VIA CONTACT | Aug 6, 2023 | Pending |
Array
(
[id] => 19758137
[patent_doc_number] => 20250046702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SEMICONDUCTOR STRUCTURE INCLUDING CRACK DETECTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/365252
[patent_app_country] => US
[patent_app_date] => 2023-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7328
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18365252
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/365252 | SEMICONDUCTOR STRUCTURE INCLUDING CRACK DETECTOR AND MANUFACTURING METHOD THEREOF | Aug 3, 2023 | Pending |