
Long K. Tran
Examiner (ID: 7591, Phone: (571)272-1797 , Office: P/2829 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818, 2829 |
| Total Applications | 1616 |
| Issued Applications | 1396 |
| Pending Applications | 78 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7580378
[patent_doc_number] => 20110294261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/198986
[patent_app_country] => US
[patent_app_date] => 2011-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 12318
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0294/20110294261.pdf
[firstpage_image] =>[orig_patent_app_number] => 13198986
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/198986 | Semiconductor device and manufacturing method of the same | Aug 4, 2011 | Issued |
Array
(
[id] => 7567560
[patent_doc_number] => 20110287623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'Three-Dimensional Nonvolatile Memory Devices Having Sub-Divided Active Bars and Methods of Manufacturing Such Devices'
[patent_app_type] => utility
[patent_app_number] => 13/197026
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 21507
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0287/20110287623.pdf
[firstpage_image] =>[orig_patent_app_number] => 13197026
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197026 | Three-dimensional nonvolatile memory devices having sub-divided active bars and methods of manufacturing such devices | Aug 2, 2011 | Issued |
Array
(
[id] => 9300238
[patent_doc_number] => 08648469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate'
[patent_app_type] => utility
[patent_app_number] => 13/191386
[patent_app_country] => US
[patent_app_date] => 2011-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 23
[patent_no_of_words] => 5056
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13191386
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/191386 | Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate | Jul 25, 2011 | Issued |
Array
(
[id] => 8909986
[patent_doc_number] => 08482050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Flash memory with recessed floating gate'
[patent_app_type] => utility
[patent_app_number] => 13/185365
[patent_app_country] => US
[patent_app_date] => 2011-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 25
[patent_no_of_words] => 4538
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13185365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/185365 | Flash memory with recessed floating gate | Jul 17, 2011 | Issued |
Array
(
[id] => 8909986
[patent_doc_number] => 08482050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Flash memory with recessed floating gate'
[patent_app_type] => utility
[patent_app_number] => 13/185365
[patent_app_country] => US
[patent_app_date] => 2011-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 25
[patent_no_of_words] => 4538
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13185365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/185365 | Flash memory with recessed floating gate | Jul 17, 2011 | Issued |
Array
(
[id] => 8909986
[patent_doc_number] => 08482050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Flash memory with recessed floating gate'
[patent_app_type] => utility
[patent_app_number] => 13/185365
[patent_app_country] => US
[patent_app_date] => 2011-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 25
[patent_no_of_words] => 4538
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13185365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/185365 | Flash memory with recessed floating gate | Jul 17, 2011 | Issued |
Array
(
[id] => 8909986
[patent_doc_number] => 08482050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Flash memory with recessed floating gate'
[patent_app_type] => utility
[patent_app_number] => 13/185365
[patent_app_country] => US
[patent_app_date] => 2011-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 25
[patent_no_of_words] => 4538
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13185365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/185365 | Flash memory with recessed floating gate | Jul 17, 2011 | Issued |
Array
(
[id] => 8742514
[patent_doc_number] => 20130082231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/704223
[patent_app_country] => US
[patent_app_date] => 2011-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 27726
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13704223
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/704223 | Semiconductor device and manufacturing method for semiconductor device | Jun 13, 2011 | Issued |
Array
(
[id] => 8742543
[patent_doc_number] => 20130082260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INSPECTION METHOD AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/704042
[patent_app_country] => US
[patent_app_date] => 2011-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 16686
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13704042
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/704042 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INSPECTION METHOD AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Jun 12, 2011 | Abandoned |
Array
(
[id] => 8643243
[patent_doc_number] => 08368231
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Chipstack package and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/154165
[patent_app_country] => US
[patent_app_date] => 2011-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4826
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13154165
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/154165 | Chipstack package and manufacturing method thereof | Jun 5, 2011 | Issued |
Array
(
[id] => 8196411
[patent_doc_number] => RE043426
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2012-05-29
[patent_title] => 'Fabrication method of transparent electrode on visible light-emitting diode'
[patent_app_type] => reissue
[patent_app_number] => 13/152124
[patent_app_country] => US
[patent_app_date] => 2011-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 5028
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/043/RE043426.pdf
[firstpage_image] =>[orig_patent_app_number] => 13152124
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/152124 | Fabrication method of transparent electrode on visible light-emitting diode | Jun 1, 2011 | Issued |
Array
(
[id] => 6010633
[patent_doc_number] => 20110221030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'CHARGE BREAKDOWN AVOIDANCE FOR MIM ELEMENTS IN SOI BASE TECHNOLOGY AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/116416
[patent_app_country] => US
[patent_app_date] => 2011-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3000
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20110221030.pdf
[firstpage_image] =>[orig_patent_app_number] => 13116416
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/116416 | Charge breakdown avoidance for MIM elements in SOI base technology and method | May 25, 2011 | Issued |
Array
(
[id] => 9869651
[patent_doc_number] => 08957426
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Laminate substrate and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/985201
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9893
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13985201
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/985201 | Laminate substrate and method of fabricating the same | May 16, 2011 | Issued |
Array
(
[id] => 8772969
[patent_doc_number] => 08426927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-23
[patent_title] => 'Penetrating implant for forming a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/107783
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5450
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107783
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107783 | Penetrating implant for forming a semiconductor device | May 12, 2011 | Issued |
Array
(
[id] => 8469662
[patent_doc_number] => 08298840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Dual sided processing and devices based on freestanding nitride and zinc oxide films'
[patent_app_type] => utility
[patent_app_number] => 13/068263
[patent_app_country] => US
[patent_app_date] => 2011-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 39
[patent_no_of_words] => 13873
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13068263
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/068263 | Dual sided processing and devices based on freestanding nitride and zinc oxide films | May 5, 2011 | Issued |
Array
(
[id] => 8528325
[patent_doc_number] => 08304897
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Thermal interface material design for enhanced thermal performance and improved package structural integrity'
[patent_app_type] => utility
[patent_app_number] => 13/099145
[patent_app_country] => US
[patent_app_date] => 2011-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5351
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13099145
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/099145 | Thermal interface material design for enhanced thermal performance and improved package structural integrity | May 1, 2011 | Issued |
Array
(
[id] => 6047726
[patent_doc_number] => 20110207272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'Semiconductor device and manufacturing process therefor'
[patent_app_type] => utility
[patent_app_number] => 13/064944
[patent_app_country] => US
[patent_app_date] => 2011-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 15135
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20110207272.pdf
[firstpage_image] =>[orig_patent_app_number] => 13064944
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/064944 | Semiconductor device and manufacturing process therefor | Apr 26, 2011 | Abandoned |
Array
(
[id] => 6058860
[patent_doc_number] => 20110198684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-18
[patent_title] => 'SELF-ALIGNED CHARGE STORAGE REGION FORMATION FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/094744
[patent_app_country] => US
[patent_app_date] => 2011-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4175
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0198/20110198684.pdf
[firstpage_image] =>[orig_patent_app_number] => 13094744
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/094744 | Self-aligned charge storage region formation for semiconductor device | Apr 25, 2011 | Issued |
Array
(
[id] => 8462620
[patent_doc_number] => 20120267788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'Hybrid TSV and Method for Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 13/091277
[patent_app_country] => US
[patent_app_date] => 2011-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8818
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13091277
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/091277 | Hybrid TSV and method for forming the same | Apr 20, 2011 | Issued |
Array
(
[id] => 8753620
[patent_doc_number] => 20130087924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/704396
[patent_app_country] => US
[patent_app_date] => 2011-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5826
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13704396
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/704396 | Semiconductor device and method for manufacturing same | Apr 19, 2011 | Issued |