
Long Nguyen
Examiner (ID: 4063)
| Most Active Art Unit | 2301 |
| Art Unit(s) | 2302, 2899, 2306, 2301 |
| Total Applications | 521 |
| Issued Applications | 453 |
| Pending Applications | 0 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2877521
[patent_doc_number] => 05097435
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-03-17
[patent_title] => 'High speed dividing apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/455236
[patent_app_country] => US
[patent_app_date] => 1989-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5748
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/097/05097435.pdf
[firstpage_image] =>[orig_patent_app_number] => 455236
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/455236 | High speed dividing apparatus | Dec 21, 1989 | Issued |
Array
(
[id] => 2682323
[patent_doc_number] => 05027300
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-25
[patent_title] => 'Two level multiplexer circuit shifter apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/453559
[patent_app_country] => US
[patent_app_date] => 1989-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5173
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/027/05027300.pdf
[firstpage_image] =>[orig_patent_app_number] => 453559
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/453559 | Two level multiplexer circuit shifter apparatus | Dec 19, 1989 | Issued |
Array
(
[id] => 2731339
[patent_doc_number] => 05025406
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-18
[patent_title] => 'Adaptive digital filter for multi path distortion cancellation'
[patent_app_type] => 1
[patent_app_number] => 7/447279
[patent_app_country] => US
[patent_app_date] => 1989-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1957
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/025/05025406.pdf
[firstpage_image] =>[orig_patent_app_number] => 447279
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/447279 | Adaptive digital filter for multi path distortion cancellation | Dec 6, 1989 | Issued |
Array
(
[id] => 2750027
[patent_doc_number] => 05023590
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-11
[patent_title] => '17-bit cascadable comparator using generic array logic'
[patent_app_type] => 1
[patent_app_number] => 7/446965
[patent_app_country] => US
[patent_app_date] => 1989-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1664
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/023/05023590.pdf
[firstpage_image] =>[orig_patent_app_number] => 446965
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/446965 | 17-bit cascadable comparator using generic array logic | Dec 5, 1989 | Issued |
Array
(
[id] => 2800828
[patent_doc_number] => 05103420
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-07
[patent_title] => 'Method and apparatus for SRT division using gray coded quotient bit signals'
[patent_app_type] => 1
[patent_app_number] => 7/449366
[patent_app_country] => US
[patent_app_date] => 1989-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3300
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/103/05103420.pdf
[firstpage_image] =>[orig_patent_app_number] => 449366
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/449366 | Method and apparatus for SRT division using gray coded quotient bit signals | Dec 3, 1989 | Issued |
Array
(
[id] => 2678327
[patent_doc_number] => 05073863
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-17
[patent_title] => 'Truth value converter'
[patent_app_type] => 1
[patent_app_number] => 7/445549
[patent_app_country] => US
[patent_app_date] => 1989-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 35
[patent_no_of_words] => 9689
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/073/05073863.pdf
[firstpage_image] =>[orig_patent_app_number] => 445549
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/445549 | Truth value converter | Dec 3, 1989 | Issued |
Array
(
[id] => 2755445
[patent_doc_number] => 05012437
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-30
[patent_title] => 'Digitally controlled oscillator'
[patent_app_type] => 1
[patent_app_number] => 7/442899
[patent_app_country] => US
[patent_app_date] => 1989-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4836
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/012/05012437.pdf
[firstpage_image] =>[orig_patent_app_number] => 442899
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/442899 | Digitally controlled oscillator | Nov 28, 1989 | Issued |
| 07/438679 | VECTOR BIT-MATRIX MULTIPLY FUNCTIONAL UNIT | Nov 16, 1989 | Abandoned |
Array
(
[id] => 2756905
[patent_doc_number] => 05016210
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-14
[patent_title] => 'Binary division of signed operands'
[patent_app_type] => 1
[patent_app_number] => 7/437000
[patent_app_country] => US
[patent_app_date] => 1989-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9048
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 682
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/016/05016210.pdf
[firstpage_image] =>[orig_patent_app_number] => 437000
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/437000 | Binary division of signed operands | Nov 14, 1989 | Issued |
Array
(
[id] => 2769867
[patent_doc_number] => 05060179
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-22
[patent_title] => 'Mathematical function-generating device for electronic musical instruments'
[patent_app_type] => 1
[patent_app_number] => 7/436540
[patent_app_country] => US
[patent_app_date] => 1989-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2952
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/060/05060179.pdf
[firstpage_image] =>[orig_patent_app_number] => 436540
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/436540 | Mathematical function-generating device for electronic musical instruments | Nov 13, 1989 | Issued |
Array
(
[id] => 2865296
[patent_doc_number] => 05084835
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-28
[patent_title] => 'Method and apparatus for absolute value summation and subtraction'
[patent_app_type] => 1
[patent_app_number] => 7/432829
[patent_app_country] => US
[patent_app_date] => 1989-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4437
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 448
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/084/05084835.pdf
[firstpage_image] =>[orig_patent_app_number] => 432829
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/432829 | Method and apparatus for absolute value summation and subtraction | Nov 6, 1989 | Issued |
Array
(
[id] => 2753243
[patent_doc_number] => 05029123
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Information processing device capable of indicating performance'
[patent_app_type] => 1
[patent_app_number] => 7/432670
[patent_app_country] => US
[patent_app_date] => 1989-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2518
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029123.pdf
[firstpage_image] =>[orig_patent_app_number] => 432670
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/432670 | Information processing device capable of indicating performance | Nov 6, 1989 | Issued |
Array
(
[id] => 2633129
[patent_doc_number] => 04956799
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-11
[patent_title] => 'Trigonometric function arithmetic processor using pseudo-division'
[patent_app_type] => 1
[patent_app_number] => 7/428035
[patent_app_country] => US
[patent_app_date] => 1989-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6304
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 796
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/956/04956799.pdf
[firstpage_image] =>[orig_patent_app_number] => 428035
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/428035 | Trigonometric function arithmetic processor using pseudo-division | Oct 26, 1989 | Issued |
Array
(
[id] => 2725155
[patent_doc_number] => 05053985
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-01
[patent_title] => 'Recycling DCT/IDCT integrated circuit apparatus using a single multiplier/accumulator and a single random access memory'
[patent_app_type] => 1
[patent_app_number] => 7/424079
[patent_app_country] => US
[patent_app_date] => 1989-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3479
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/053/05053985.pdf
[firstpage_image] =>[orig_patent_app_number] => 424079
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/424079 | Recycling DCT/IDCT integrated circuit apparatus using a single multiplier/accumulator and a single random access memory | Oct 18, 1989 | Issued |
Array
(
[id] => 2612035
[patent_doc_number] => 04931981
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-05
[patent_title] => 'Multi-place ripple-carry adder'
[patent_app_type] => 1
[patent_app_number] => 7/418803
[patent_app_country] => US
[patent_app_date] => 1989-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1840
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/931/04931981.pdf
[firstpage_image] =>[orig_patent_app_number] => 418803
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/418803 | Multi-place ripple-carry adder | Oct 3, 1989 | Issued |
| 07/418708 | HIGH SPEED MULTIPLIER | Oct 2, 1989 | Abandoned |
Array
(
[id] => 2718818
[patent_doc_number] => 05042001
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-20
[patent_title] => 'Method and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplier'
[patent_app_type] => 1
[patent_app_number] => 7/416110
[patent_app_country] => US
[patent_app_date] => 1989-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 14500
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/042/05042001.pdf
[firstpage_image] =>[orig_patent_app_number] => 416110
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/416110 | Method and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplier | Oct 1, 1989 | Issued |
Array
(
[id] => 2716659
[patent_doc_number] => 04982353
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-01
[patent_title] => 'Subsampling time-domain digital filter using sparsely clocked output latch'
[patent_app_type] => 1
[patent_app_number] => 7/414869
[patent_app_country] => US
[patent_app_date] => 1989-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8603
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/982/04982353.pdf
[firstpage_image] =>[orig_patent_app_number] => 414869
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/414869 | Subsampling time-domain digital filter using sparsely clocked output latch | Sep 27, 1989 | Issued |
| 07/411450 | DYNAMIC DIGITAL IIR AUDIO FILTER | Sep 24, 1989 | Abandoned |
Array
(
[id] => 2633167
[patent_doc_number] => 04956801
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-11
[patent_title] => 'Matrix arithmetic circuit for processing matrix transformation operations'
[patent_app_type] => 1
[patent_app_number] => 7/407549
[patent_app_country] => US
[patent_app_date] => 1989-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3586
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/956/04956801.pdf
[firstpage_image] =>[orig_patent_app_number] => 407549
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/407549 | Matrix arithmetic circuit for processing matrix transformation operations | Sep 14, 1989 | Issued |