| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2869827
[patent_doc_number] => 05083290
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-21
[patent_title] => 'Lunch box type electronic apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/722401
[patent_app_country] => US
[patent_app_date] => 1991-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2640
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/083/05083290.pdf
[firstpage_image] =>[orig_patent_app_number] => 722401
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/722401 | Lunch box type electronic apparatus | Jun 19, 1991 | Issued |
Array
(
[id] => 2806555
[patent_doc_number] => 05144570
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-01
[patent_title] => 'Normalization estimator'
[patent_app_type] => 1
[patent_app_number] => 7/716560
[patent_app_country] => US
[patent_app_date] => 1991-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3332
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/144/05144570.pdf
[firstpage_image] =>[orig_patent_app_number] => 716560
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/716560 | Normalization estimator | Jun 16, 1991 | Issued |
Array
(
[id] => 2977647
[patent_doc_number] => 05202845
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Optical signal processing method and apparatus using coupled channels'
[patent_app_type] => 1
[patent_app_number] => 7/689899
[patent_app_country] => US
[patent_app_date] => 1991-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 4830
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/202/05202845.pdf
[firstpage_image] =>[orig_patent_app_number] => 689899
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/689899 | Optical signal processing method and apparatus using coupled channels | Jun 16, 1991 | Issued |
Array
(
[id] => 2965794
[patent_doc_number] => 05243552
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-07
[patent_title] => 'Coefficient multiplying circuit'
[patent_app_type] => 1
[patent_app_number] => 7/715658
[patent_app_country] => US
[patent_app_date] => 1991-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 2405
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/243/05243552.pdf
[firstpage_image] =>[orig_patent_app_number] => 715658
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/715658 | Coefficient multiplying circuit | Jun 13, 1991 | Issued |
Array
(
[id] => 2815355
[patent_doc_number] => 05148385
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-15
[patent_title] => 'Serial systolic processor'
[patent_app_type] => 1
[patent_app_number] => 7/715721
[patent_app_country] => US
[patent_app_date] => 1991-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 9411
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/148/05148385.pdf
[firstpage_image] =>[orig_patent_app_number] => 715721
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/715721 | Serial systolic processor | Jun 13, 1991 | Issued |
| 07/715003 | METHOD AND PROCESSOR FOR HIGH-SPEED CONVERGENCE FACTOR DETERMINATION | Jun 12, 1991 | Abandoned |
Array
(
[id] => 2989773
[patent_doc_number] => 05253215
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-12
[patent_title] => 'Method and apparatus for high speed determination of j.sup.th roots and reciprocals of j.sup.th roots'
[patent_app_type] => 1
[patent_app_number] => 7/715002
[patent_app_country] => US
[patent_app_date] => 1991-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2884
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 346
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/253/05253215.pdf
[firstpage_image] =>[orig_patent_app_number] => 715002
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/715002 | Method and apparatus for high speed determination of j.sup.th roots and reciprocals of j.sup.th roots | Jun 12, 1991 | Issued |
Array
(
[id] => 2931543
[patent_doc_number] => 05200915
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-06
[patent_title] => 'Device for rapidly solving a symmetric linear system on a supercomputer'
[patent_app_type] => 1
[patent_app_number] => 7/712890
[patent_app_country] => US
[patent_app_date] => 1991-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5541
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 400
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/200/05200915.pdf
[firstpage_image] =>[orig_patent_app_number] => 712890
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/712890 | Device for rapidly solving a symmetric linear system on a supercomputer | Jun 11, 1991 | Issued |
Array
(
[id] => 2911464
[patent_doc_number] => 05218561
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-08
[patent_title] => 'Fast calculation apparatus for carrying out a forward and an inverse transform'
[patent_app_type] => 1
[patent_app_number] => 7/712888
[patent_app_country] => US
[patent_app_date] => 1991-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5002
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/218/05218561.pdf
[firstpage_image] =>[orig_patent_app_number] => 712888
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/712888 | Fast calculation apparatus for carrying out a forward and an inverse transform | Jun 11, 1991 | Issued |
Array
(
[id] => 2896302
[patent_doc_number] => 05214598
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Unbiased bit disposal apparatus and method'
[patent_app_type] => 1
[patent_app_number] => 7/713721
[patent_app_country] => US
[patent_app_date] => 1991-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3037
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214598.pdf
[firstpage_image] =>[orig_patent_app_number] => 713721
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/713721 | Unbiased bit disposal apparatus and method | Jun 10, 1991 | Issued |
Array
(
[id] => 2911515
[patent_doc_number] => 05218564
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-08
[patent_title] => 'Layout efficient 32-bit shifter/register with 16-bit interface'
[patent_app_type] => 1
[patent_app_number] => 7/712208
[patent_app_country] => US
[patent_app_date] => 1991-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 32
[patent_no_of_words] => 7624
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/218/05218564.pdf
[firstpage_image] =>[orig_patent_app_number] => 712208
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/712208 | Layout efficient 32-bit shifter/register with 16-bit interface | Jun 6, 1991 | Issued |
Array
(
[id] => 2922482
[patent_doc_number] => 05237524
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-17
[patent_title] => 'Method of low-pass filtering and arrangement for performing said method'
[patent_app_type] => 1
[patent_app_number] => 7/712219
[patent_app_country] => US
[patent_app_date] => 1991-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4007
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/237/05237524.pdf
[firstpage_image] =>[orig_patent_app_number] => 712219
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/712219 | Method of low-pass filtering and arrangement for performing said method | Jun 6, 1991 | Issued |
| 07/711287 | SWITCHED-CAPACITOR INTEGRATOR WITH CHOPPER STABILIZATION PERFORMED AT THE SAMPLING RATE | Jun 5, 1991 | Abandoned |
| 07/710461 | OPTICAL INFORMATION PROCESSING APPARATUS AND METHOD USING COMPUTER GENERATED HOLOGRAM | Jun 4, 1991 | Abandoned |
Array
(
[id] => 3056198
[patent_doc_number] => 05335195
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-08-02
[patent_title] => 'Method and circuit for processing digital signals representative of vectors or tuples of the same dimension and application thereof to sets having any cardinality and to vectors or tuples of any dimensions'
[patent_app_type] => 1
[patent_app_number] => 7/709817
[patent_app_country] => US
[patent_app_date] => 1991-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 11747
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/335/05335195.pdf
[firstpage_image] =>[orig_patent_app_number] => 709817
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/709817 | Method and circuit for processing digital signals representative of vectors or tuples of the same dimension and application thereof to sets having any cardinality and to vectors or tuples of any dimensions | Jun 3, 1991 | Issued |
Array
(
[id] => 2985947
[patent_doc_number] => 05226000
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-06
[patent_title] => 'Method and system for time domain interpolation of digital audio signals'
[patent_app_type] => 1
[patent_app_number] => 7/708912
[patent_app_country] => US
[patent_app_date] => 1991-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 10329
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/226/05226000.pdf
[firstpage_image] =>[orig_patent_app_number] => 708912
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/708912 | Method and system for time domain interpolation of digital audio signals | May 30, 1991 | Issued |
Array
(
[id] => 2987075
[patent_doc_number] => 05257213
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-26
[patent_title] => 'Method and circuit for two-dimensional discrete cosine transform'
[patent_app_type] => 1
[patent_app_number] => 7/707859
[patent_app_country] => US
[patent_app_date] => 1991-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 8670
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/257/05257213.pdf
[firstpage_image] =>[orig_patent_app_number] => 707859
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/707859 | Method and circuit for two-dimensional discrete cosine transform | May 29, 1991 | Issued |
Array
(
[id] => 2958017
[patent_doc_number] => 05222035
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-22
[patent_title] => 'Digital filter circuit'
[patent_app_type] => 1
[patent_app_number] => 7/706389
[patent_app_country] => US
[patent_app_date] => 1991-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 7873
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/222/05222035.pdf
[firstpage_image] =>[orig_patent_app_number] => 706389
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/706389 | Digital filter circuit | May 27, 1991 | Issued |
| 07/707954 | HAND-HELD COMPUTERIZED DATA COLLECTION TERMINAL WITH RECHARGEABLE BATTERY PACK SENSOR AND BATTERY POWER CONSERVATION | May 21, 1991 | Abandoned |
Array
(
[id] => 2977628
[patent_doc_number] => 05202844
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Computer having integral type hand writing input/display device and keyboard'
[patent_app_type] => 1
[patent_app_number] => 7/702810
[patent_app_country] => US
[patent_app_date] => 1991-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 8587
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/202/05202844.pdf
[firstpage_image] =>[orig_patent_app_number] => 702810
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/702810 | Computer having integral type hand writing input/display device and keyboard | May 20, 1991 | Issued |